Plasma etching for backside wafer thinning of SiC

被引:1
|
作者
Robb, Kenneth M. [1 ]
机构
[1] Surface Technol Syst Plc, Newport NP10 8UJ, Shrops, England
来源
关键词
plasma etching; plasma processing; wafer thinning; white light interferometry;
D O I
10.4028/www.scientific.net/MSF.556-557.729
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this initial phase of work, two methods of backside wafer thinning using ICP plasma etching of two-inch SiC substrates have been considered. Plasma processes were optimized for nonbonded and bonded wafers. The non-bonded process was used to etch 250 mu m thick substrates to a final thickness of 100 mu m. The bonded process was used to etch glass bonded SiC substrates mechanically ground to 130 mu m thick and plasma etched to a final thickness of 100 mu m. Etch rate measurements and surface analysis were performed using a profilometer and white light interferometry. Etch rates of 3.4 mu m/min were achieved for the bonded process and 2.0 mu m/min for the non-bonded process. The surface morphology for the non-bonded process was three to four times lower than the bonded process. The part mechanically ground samples showed evidence of surface damage from the grinding process after plasma etching.
引用
收藏
页码:729 / 732
页数:4
相关论文
共 50 条
  • [11] Novel ICP Plasma Etching for Backside TSV
    Sakuishi, Toshiyuki
    Murayama, Takahide
    Morikawa, Yasuhiro
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [12] Influence of wafer thinning process on backside damage in 3D integration
    Nakamura, T.
    Mizushima, Y.
    Kitada, H.
    Kim, Y. S.
    Maeda, N.
    Kodama, S.
    Sugie, R.
    Hashimoto, H.
    Kawai, A.
    Arai, K.
    Uedono, A.
    Ohba, T.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [13] Silicon wafer backside thinning with mechanical and chemical method for better mechanical property
    Jiang, Asen Long Xin
    Ming, Lai Chih
    Gao, Jeff Chen Yi
    Hwee, Tan Kim
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 623 - +
  • [14] Demonstration of Integrating Post-Thinning Clean and TSV Exposure Recess Etch Into a Wafer Backside Thinning Process
    Zhao, M.
    Hayakawa, S.
    Nishida, Y.
    Jourdain, A.
    Tabuchi, T.
    Leunissen, L. H. A.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [15] Dicing of SiC wafer by atmospheric-pressure plasma etching process with slit mask for plasma confinement
    Sano, Yasuhisa
    Nishikawa, Hiroaki
    Okada, Yu
    Yamamura, Kazuya
    Matsuyama, Satoshi
    Yamauchi, Kazuto
    SILICON CARBIDE AND RELATED MATERIALS 2013, PTS 1 AND 2, 2014, 778-780 : 759 - +
  • [16] Surface Stress Evolution in Through Silicon Via Wafer During a Backside Thinning Process
    Jiang, Bocheng
    Chen, Yan
    Fang, Alex
    Liu, Bingtong
    Liu, Yuhong
    Liang, Hong
    Lu, Xinchun
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (04) : 589 - 595
  • [17] Laser backside contact annealing of SiC Power devices: A Prerequisite for SiC thin wafer technology
    Rupp, R.
    Kern, R.
    Gerlach, R.
    2013 25TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2013, : 51 - 54
  • [18] Dry etching of gaas backside via with inductively coupled plasma
    Zhou, Jiahui
    Chang, Hudong
    Zhang, Xufang
    Xu, Wenjun
    Li, Qi
    Li, Simin
    He, Zhiyi
    Liu, Honggang
    Li, Haiou
    Zhenkong Kexue yu Jishu Xuebao/Journal of Vacuum Science and Technology, 2015, 35 (03): : 306 - 310
  • [19] Thinning of 2-inch SiC Wafer by Plasma Chemical Vaporization Machining Using Cylindrical Rotary Electrode
    Sano, Yasuhisa
    Kato, Takehiro
    Aida, Kohei
    Yamamura, Kazuya
    Mimura, Hidekazu
    Matsuyama, Satoshi
    Yamauchi, Kazuto
    SILICON CARBIDE AND RELATED MATERIALS 2010, 2011, 679-680 : 481 - +
  • [20] SILICON WAFER THINNING PROCESS BY DRY ETCHING WITH LOW ROUGHNESS AND HIGH UNIFORMITY
    Dong, Zihan
    Yuan, Renzhi
    Lin, Yuanwei
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,