Plasma etching for backside wafer thinning of SiC

被引:1
|
作者
Robb, Kenneth M. [1 ]
机构
[1] Surface Technol Syst Plc, Newport NP10 8UJ, Shrops, England
来源
关键词
plasma etching; plasma processing; wafer thinning; white light interferometry;
D O I
10.4028/www.scientific.net/MSF.556-557.729
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this initial phase of work, two methods of backside wafer thinning using ICP plasma etching of two-inch SiC substrates have been considered. Plasma processes were optimized for nonbonded and bonded wafers. The non-bonded process was used to etch 250 mu m thick substrates to a final thickness of 100 mu m. The bonded process was used to etch glass bonded SiC substrates mechanically ground to 130 mu m thick and plasma etched to a final thickness of 100 mu m. Etch rate measurements and surface analysis were performed using a profilometer and white light interferometry. Etch rates of 3.4 mu m/min were achieved for the bonded process and 2.0 mu m/min for the non-bonded process. The surface morphology for the non-bonded process was three to four times lower than the bonded process. The part mechanically ground samples showed evidence of surface damage from the grinding process after plasma etching.
引用
收藏
页码:729 / 732
页数:4
相关论文
共 50 条
  • [41] AUTOMATED WAFER MAPPING FOR CHARACTERIZING PLASMA-ETCHING PROCESSES
    HASAN, TF
    PERLOFF, DS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1979, 126 (08) : C373 - C373
  • [42] Study on the photoelectrochemical etching process of semiconducting 6H-SiC wafer
    Shin, MW
    Song, JG
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2002, 95 (03): : 191 - 194
  • [43] Ultra Thinning of Wafer for Embedded Wafer Packaging
    Vincent, Lee Wen Sheng
    Khan, Navas
    Kek, Johnson
    Chua, H. S.
    Tsutsumi, Yoshihiro
    Yew, L. C.
    Wee, Ho Soon
    Eipa, Myo
    Vempati, Srinivas
    Kripesh, V.
    Sundaram, Venky
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 909 - +
  • [44] Femtosecond laser ablation for backside silicon thinning
    Beaudoin, F
    Lopez, J
    Faucon, M
    Desplats, R
    Perdu, P
    MICROELECTRONICS RELIABILITY, 2004, 44 (9-11) : 1605 - 1609
  • [45] High density plasma via hole etching in SiC
    Cho, H
    Lee, KP
    Leerungnawarat, P
    Chu, SNG
    Ren, F
    Pearton, SJ
    Zetterling, CM
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2001, 19 (04): : 1878 - 1881
  • [46] Temperature dependence of wafer backside deposition in single wafer CVD reactor
    Epitaxial Silicon Wafer Facility, Mitsubishi Silicon America, 3990 Fairview Industrial Driver SE, Salem, OR 97302, United States
    Mater Res Soc Symp Proc, (209-214):
  • [47] Temperature dependence of wafer backside deposition in single wafer CVD reactor
    Wang, Q
    Liu, DD
    Yeh, J
    PROPERTIES AND PROCESSING OF VAPOR-DEPOSITED COATINGS, 1999, 555 : 209 - 214
  • [48] Fabrication of SiC micro-lens by plasma etching
    Lee, HY
    Kim, DW
    Sung, YJ
    Yeom, GY
    THIN SOLID FILMS, 2005, 475 (1-2) : 318 - 322
  • [49] Plasma sources for high-rate etching of SiC
    Robb, KM
    Hopkins, J
    Nicholls, G
    Lea, L
    SOLID STATE TECHNOLOGY, 2005, 48 (05) : 61 - +
  • [50] Pressure controlled surface roughness of SiC plasma etching
    Kim, B
    Lee, BT
    SURFACE ENGINEERING, 2004, 20 (05) : 391 - 395