Thermal stress evolution in embedded Cu/low-k dielectric composite features

被引:10
|
作者
Murray, Conal E. [1 ]
Goldsmith, Charles C.
Shaw, Thomas M.
Doyle, James P.
Noyan, I. C.
机构
[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Microelect Div, Hopewell Jct, NY 12533 USA
[3] Columbia Univ, Dept Appl Phys & Appl Math, New York, NY 10027 USA
关键词
D O I
10.1063/1.2219727
中图分类号
O59 [应用物理学];
学科分类号
摘要
To determine the effect of low-modulus materials on the thermal stress evolution within interconnect metallization, thermal and residual stresses in copper features, embedded in an organosilicate glass (SiCOH) on a silicon substrate, were measured by x-ray diffraction as a function of temperature and calculated using finite element modeling. The elastic response of the structures was dictated by the thermal expansion mismatch between copper and silicon, the copper and SiCOH elastic moduli, and the composite geometry. The presence of a low-modulus layer between the features and underlying substrate plays a major role in the elastic stress relaxation generated during thermal cycling. (c) 2006 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Manipulating stress in Cu/low-k dielectric nanocomposites
    Murray, Conal E.
    Besser, Paul R.
    Ryan, E. Todd
    Jordan-Sweet, Jean L.
    APPLIED PHYSICS LETTERS, 2011, 98 (14)
  • [2] Triaxial stress distributions in Cu/low-k interconnect features
    Murray, Conal E.
    Besser, Paul R.
    Ryan, E. Todd
    Jordan-Sweet, Jean L.
    APPLIED PHYSICS LETTERS, 2011, 98 (06)
  • [3] Thermomechanical stress analysis of Cu/low-k dielectric interconnect schemes
    Mathewson, A
    De Oca, CGM
    Foley, S
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1637 - 1641
  • [4] Effect of low-k dielectric on stress and stress-induced damage in Cu interconnects
    Paik, JM
    Park, H
    Joo, YC
    MICROELECTRONIC ENGINEERING, 2004, 71 (3-4) : 348 - 357
  • [5] Low stress and high thermal conductive underfill for Cu/low-k application
    Liang, Qizhen
    Moon, Kyoung-Sik
    Zhang, Yuelan
    Wong, C. P.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1958 - 1962
  • [6] Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures
    Rhee, SH
    Du, Y
    Ho, PS
    JOURNAL OF APPLIED PHYSICS, 2003, 93 (07) : 3926 - 3933
  • [7] Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures
    Rhee, S.-H. (seung-hyun.rhee@amd.com), 1600, American Institute of Physics Inc. (93):
  • [8] Electrical reliability of Cu and low-K dielectric integration
    Wong, SS
    Loke, ALS
    Wetzel, JT
    Townsend, PH
    Vrtis, RN
    Zussman, MP
    LOW-DIELECTRIC CONSTANT MATERIALS IV, 1998, 511 : 317 - 327
  • [9] Effect of via separation and low-k dielectric materials on the thermal characteristics of Cu interconnects
    Chiang, TY
    Banerjee, K
    Saraswat, KC
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 261 - 264
  • [10] Cu penetration into low-k dielectric during deposition and bias-temperature stress
    He, Ming
    Novak, Steven
    Vanamurthy, Lakshmanan
    Bakhru, Hassaram
    Plawsky, Joel
    Lu, Toh-Ming
    APPLIED PHYSICS LETTERS, 2010, 97 (25)