Thermal stress evolution in embedded Cu/low-k dielectric composite features

被引:10
|
作者
Murray, Conal E. [1 ]
Goldsmith, Charles C.
Shaw, Thomas M.
Doyle, James P.
Noyan, I. C.
机构
[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Microelect Div, Hopewell Jct, NY 12533 USA
[3] Columbia Univ, Dept Appl Phys & Appl Math, New York, NY 10027 USA
关键词
D O I
10.1063/1.2219727
中图分类号
O59 [应用物理学];
学科分类号
摘要
To determine the effect of low-modulus materials on the thermal stress evolution within interconnect metallization, thermal and residual stresses in copper features, embedded in an organosilicate glass (SiCOH) on a silicon substrate, were measured by x-ray diffraction as a function of temperature and calculated using finite element modeling. The elastic response of the structures was dictated by the thermal expansion mismatch between copper and silicon, the copper and SiCOH elastic moduli, and the composite geometry. The presence of a low-modulus layer between the features and underlying substrate plays a major role in the elastic stress relaxation generated during thermal cycling. (c) 2006 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [41] Negative magnetoresistance in a low-k dielectric
    McGowan, B. T.
    Lloyd, J. R.
    APPLIED PHYSICS LETTERS, 2014, 105 (25)
  • [42] Fundamental Material Aspects of Thermal-Mechanical-Electrical Reliability of Low-k Dielectric Materials and Cu Interconnects
    King, Sean
    2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 41 - 41
  • [43] Effect of mechanical strength and residual stress of dielectric capping layer on electromigration performance in Cu/low-k interconnects
    Lee, KW
    Shin, HJ
    Wee, YJ
    Kim, TK
    Kim, AT
    Kim, JH
    Choi, SM
    Suh, BS
    Lee, SJ
    Park, KK
    Lee, SJ
    Hwang, JW
    Nam, SW
    Moon, YJ
    Ku, JE
    Lee, HJ
    Kim, MY
    Oh, IH
    Maeng, JY
    Kim, IR
    Lee, JE
    Lee, SM
    Choi, WH
    Park, SJ
    Lee, NI
    Kang, HK
    Suh, GP
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 957 - 960
  • [44] Cu/low-k dielectric TDDB reliability issues for advanced CMOS technologies
    Chen, F.
    Bravo, O.
    Harmon, D.
    Shinosky, M.
    Aitken, J.
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1375 - 1383
  • [45] Characterization of thermal stresses of Cu/low-k submicron interconnect structures
    Rhee, SH
    Du, Y
    Ho, PS
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 89 - 91
  • [46] Characterization of Cu-Mn/Ta Layer as Cu Diffusion Barrier on a Low-k Dielectric
    Kang, Min-Soo
    Park, Jae-Hyung
    Han, Dong-Suk
    Jeon, Hyeong-Tag
    Park, Jong-Wan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (10) : 10908 - 10912
  • [47] Finite element analysis of the stress in vias with Cu/Low-k structure
    Mochizuki, Y
    Shibata, H
    Tsujimura, M
    Hiyama, H
    Advanced Metallization Conference 2005 (AMC 2005), 2006, : 673 - 678
  • [48] Test structure design for precise understanding of Cu/low-k dielectric reliability
    Tan, T. L.
    Gan, C. L.
    Du, A. -Y.
    Cheng, C. K.
    Ng, C. M.
    Chan, L.
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 632 - +
  • [49] Development of low-k enterlayer dielectric film for embedded passives and actives integral substrates
    Uwada, K
    Hotta, Y
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 521 - 524
  • [50] Stress migration study of Cu interconnect with various low-K dielectrics
    Lin, MW
    Hsieh, CH
    Yang, CW
    Tsai, MH
    Shue, SL
    Yu, CH
    Liang, MS
    ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 457 - 463