Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures

被引:0
|
作者
机构
[1] [1,Rhee, Seung-Hyun
[2] Du, Yong
[3] Ho, Paul S.
来源
Rhee, S.-H. (seung-hyun.rhee@amd.com) | 1600年 / American Institute of Physics Inc.卷 / 93期
关键词
Aspect ratio - Copper - Dielectric materials - Finite element method - Passivation - Thermal stress - X ray diffraction analysis;
D O I
暂无
中图分类号
学科分类号
摘要
Thermal stress characteristics of damascene Cu interconnects passivated with tetraethyl orthosilicate (TEOS) and methyl silsesquioxane (MSQ) low-k were investigated. All Cu interconnects exhibited almost purely elastic behaviors within temperature range studied. Thermal stress characteristics of TEOS passivated Cu lines were similar to those reported previously for Al(Cu) lines, where the lines showed high triaxial stress levels after cool down.
引用
收藏
相关论文
共 50 条
  • [1] Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures
    Rhee, SH
    Du, Y
    Ho, PS
    JOURNAL OF APPLIED PHYSICS, 2003, 93 (07) : 3926 - 3933
  • [2] Characterization of thermal stresses of Cu/low-k submicron interconnect structures
    Rhee, SH
    Du, Y
    Ho, PS
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 89 - 91
  • [3] Triaxial stress distributions in Cu/low-k interconnect features
    Murray, Conal E.
    Besser, Paul R.
    Ryan, E. Todd
    Jordan-Sweet, Jean L.
    APPLIED PHYSICS LETTERS, 2011, 98 (06)
  • [4] Thermomechanical stress analysis of Cu/low-k dielectric interconnect schemes
    Mathewson, A
    De Oca, CGM
    Foley, S
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1637 - 1641
  • [5] Stress migration study of Cu interconnect with various low-K dielectrics
    Lin, MW
    Hsieh, CH
    Yang, CW
    Tsai, MH
    Shue, SL
    Yu, CH
    Liang, MS
    ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 457 - 463
  • [6] Packaging effects of Cu/Low-k interconnect structure
    Hsieh, Ming-Che
    EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 363 - 367
  • [7] Thermal stress analysis of Cu/low-k interconnects in 3D-IC structures
    Hsieh, M. C.
    Hsu, Yung-Yu
    Chang, Chao-Liang
    2006 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY CONFERENCE TAIWAN (IMPACT), PROCEEDINGS, 2006, : 27 - +
  • [8] The analysis of dielectric breakdown in Cu/low-k interconnect system
    Hwang, Nam
    Tan, Tam Lyn
    Cheng, Cheng Kuo
    Du, An Yan
    Gan, Chee Lip
    Kwong, Dim Lee
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 399 - +
  • [9] Low stress and high thermal conductive underfill for Cu/low-k application
    Liang, Qizhen
    Moon, Kyoung-Sik
    Zhang, Yuelan
    Wong, C. P.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1958 - 1962
  • [10] Mesoporous SiO2 as low-k dielectric for integration in Cu/low-k interconnect systems
    Fruehauf, Swantje
    Schulz, Stefan E.
    Gessner, Thomas
    VAKUUM IN FORSCHUNG UND PRAXIS, 2006, 18 : 31 - 36