Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures

被引：0
|
作者：
机构：
[1] [1,Rhee, Seung-Hyun
[2] Du, Yong
[3] Ho, Paul S.
来源：
Rhee, S.-H. (seung-hyun.rhee@amd.com) | 1600年 / American Institute of Physics Inc.卷 / 93期
关键词：
Aspect ratio - Copper - Dielectric materials - Finite element method - Passivation - Thermal stress - X ray diffraction analysis;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Thermal stress characteristics of damascene Cu interconnects passivated with tetraethyl orthosilicate (TEOS) and methyl silsesquioxane (MSQ) low-k were investigated. All Cu interconnects exhibited almost purely elastic behaviors within temperature range studied. Thermal stress characteristics of TEOS passivated Cu lines were similar to those reported previously for Al(Cu) lines, where the lines showed high triaxial stress levels after cool down.
引用
收藏
相关论文
共 50 条
  • [31] Cu/ultra low-k interconnect with all-spin-on-dielectrics process
    Arase, SY
    Maeda, N
    Kawakami, H
    Ichiki, N
    Sumiya, K
    Takimoto, Y
    Homma, Y
    Saito, H
    Tada, M
    Shirato, K
    Kokubo, T
    Advanced Metallization Conference 2005 (AMC 2005), 2006, : 109 - 113
  • [32] Characterization of Line-Edge roughness in Cu/Low-k interconnect pattern
    Yamaguchi, Atsuko
    Ryuzaki, Daisuke
    Takeda, Ken-Ichi
    Yamamoto, Jiro
    Kawada, Hiroki
    Iizumi, Takashi
    Japanese Journal of Applied Physics, 2008, 47 (4 PART 2): : 2501 - 2505
  • [33] Characterization of line-edge roughness in Cu/low-k interconnect pattern
    Yamaguchi, Atsuko
    Ryuzaki, Daisuke
    Takeda, Ken-ichi
    Yamamoto, Jiro
    Kawadai, Hiroki
    Lizum, Takashi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2501 - 2505
  • [34] Characterization of line-edge roughness in Cu/low-k interconnect pattern
    Yamaguchi, Atsuko
    Ryuzaki, Daisuke
    Yamamoto, Jiro
    Kawada, Hiroki
    Iizumi, Takashi
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXI, PTS 1-3, 2007, 6518
  • [35] Noncontact electrical metrology of Cu/low-k interconnect for semiconductor production wafers
    Talanov, Vladimir V.
    Scherz, Andre
    Schwartz, Andrew R.
    APPLIED PHYSICS LETTERS, 2006, 88 (26)
  • [36] Doe analysis of effects of geometry and materials on Cu/low-k interconnect stresses
    Hsieh, Ming-Che
    Les, Wei
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 95 - 99
  • [37] Thermal effect on electromigration performance for Al/SiO2, Cu/SiO2 and Cu/low-K interconnect systems
    Wu, W
    Kang, SH
    Yuan, JS
    Oates, AS
    SOLID-STATE ELECTRONICS, 2001, 45 (01) : 59 - 62
  • [38] Stress analysis of Cu/low-k interconnect structure during whole Cu-CMP process using finite element method
    Liao, Chenglong
    Guo, Dan
    Wen, Shizhu
    Lu, Xinchun
    Luo, Jianbin
    MICROELECTRONICS RELIABILITY, 2013, 53 (05) : 767 - 773
  • [39] Thermal stress and debonding in Cu/low k damascene line structures
    Du, Y
    Wang, DT
    Merrill, C
    Ho, PS
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 859 - 864
  • [40] Cryokinetic cleaning on Cu/low-k dual damascene structures
    Kirkpatrick, BK
    Williams, EC
    Lavangkul, S
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 258 - 265
12345