Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures

被引：0
|
作者：
机构：
[1] [1,Rhee, Seung-Hyun
[2] Du, Yong
[3] Ho, Paul S.
来源：
Rhee, S.-H. (seung-hyun.rhee@amd.com) | 1600年 / American Institute of Physics Inc.卷 / 93期
关键词：
Aspect ratio - Copper - Dielectric materials - Finite element method - Passivation - Thermal stress - X ray diffraction analysis;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Thermal stress characteristics of damascene Cu interconnects passivated with tetraethyl orthosilicate (TEOS) and methyl silsesquioxane (MSQ) low-k were investigated. All Cu interconnects exhibited almost purely elastic behaviors within temperature range studied. Thermal stress characteristics of TEOS passivated Cu lines were similar to those reported previously for Al(Cu) lines, where the lines showed high triaxial stress levels after cool down.
引用
收藏
相关论文
共 50 条
  • [21] Thermal stress evolution in embedded Cu/low-k dielectric composite features
    Murray, Conal E.
    Goldsmith, Charles C.
    Shaw, Thomas M.
    Doyle, James P.
    Noyan, I. C.
    APPLIED PHYSICS LETTERS, 2006, 89 (01)
  • [22] Investigation of mechanical properties of black diamond™ (low-K) thin films for Cu/low-k interconnect applications
    Sekbar, V. N.
    Balakumar, S.
    Chai, T. C.
    Tay, Andrew A. O.
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 63 - 69
  • [23] Inline Low-k damage detection of Cu/Low-k Interconnect using Micro Beam IR method
    Goto, Kinya
    Oka, Yoshihiro
    Miura, Noriko
    Matsuura, Masazumi
    Asai, Koyu
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [24] 65nm-node low-k/Cu interconnect in "Asuka" project - Porous low-k for manufacturing
    Kobayashi, N
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 3 - 14
  • [25] Impact analysis of wirebonding on Cu/low-K structures
    Yeh, CL
    Lai, YS
    Wu, JD
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 124 - 129
  • [26] Challenges of Cu Wire Bonding on Low-k/Cu Wafers with BOA Structures
    Lee, Chu-Chung
    Higgins, Leo M., III
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 342 - 349
  • [27] Analysis of thermal stresses in copper interconnect/low-k dielectric structures
    Shen, YL
    JOURNAL OF ELECTRONIC MATERIALS, 2005, 34 (05) : 497 - 505
  • [28] Analysis of thermal stresses in copper interconnect/low-k dielectric structures
    Y. -L. Shen
    Journal of Electronic Materials, 2005, 34 : 497 - 505
  • [29] Manipulating stress in Cu/low-k dielectric nanocomposites
    Murray, Conal E.
    Besser, Paul R.
    Ryan, E. Todd
    Jordan-Sweet, Jean L.
    APPLIED PHYSICS LETTERS, 2011, 98 (14)
  • [30] Cu/Low-k Interconnect Technology Design and Benchmarking for Future Technology Nodes
    Ceyhan, Ahmet
    Naeemi, Azad
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4041 - 4047
12345