Wormhole routing with virtual channels using adaptive rate control for network-on-chip (NoC)

被引：0
|
作者：
Nousias, Ioannis [1 ]
Arslan, Tughrul [2 ]
机构：
[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland
[2] Alba Ctr, Livingston, Scotland
来源：
AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a new approach in realizing Virtual Channels tailored for Network on Chip implementations. The technique makes use of a flow control mechanism based on adaptive input rate control where the required buffer size is independent of the number of channels and the packet size. The resulting implementation requires only 3% of the memory space used in a conventional implementation of virtual channels. The efficient use of memory storage does also deliver performance improvements that can be up to 15% for a normal network configuration.
引用
收藏
页码：420 / +
页数：2
相关论文
共 50 条
  • [31] Traffic Allocation: An Efficient Adaptive Network-on-Chip Routing Algorithm Design
    Wang, Nan
    Valencia, Pedro
    2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2016, : 2015 - 2019
  • [32] Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)
    Hussain, Musharraf
    Baloach, Naveed Khan
    Ali, Gauhar
    ElAffendi, Mohammed
    Dhaou, Imed Ben
    Ullah, Syed Sajid
    Uddin, Mueen
    MICROMACHINES, 2023, 14 (04)
  • [33] ON DESIGN AND APPLICATION MAPPING OF A NETWORK-ON-CHIP (NOC) ARCHITECTURE
    Bahn, Jun Ho
    Lee, Seung Eun
    Yang, Yoon Seok
    Yang, Jungsook
    Bagherzadeh, Nader
    PARALLEL PROCESSING LETTERS, 2008, 18 (02) : 239 - 255
  • [34] On design and analysis of a feasible network-on-chip (NoC) architecture
    Bahn, Jun Ho
    Lee, Seung Eun
    Bagherzadeh, Nader
    INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 1033 - +
  • [35] A Novel Routing Algorithm for Network-on-Chip
    Zhu Xiaohu
    Cao Yang
    Wang Liwei
    2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 1877 - +
  • [36] Virtual Synaptic Interconnect Using an Asynchronous Network-on-Chip
    Rast, Alexander D.
    Yang, Shufan
    Khan, Mukaram
    Furber, Steve B.
    2008 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-8, 2008, : 2727 - 2734
  • [37] Design Challenges for 3 Dimensional Network-on-Chip (NoC)
    AshokKumar, N.
    Nagarajan, P.
    Selvaperumal, SathishKumar
    Venkatramana, P.
    SUSTAINABLE COMMUNICATION NETWORKS AND APPLICATION, ICSCN 2019, 2020, 39 : 773 - 782
  • [38] Secure Model Checkers for Network-on-Chip (NoC) Architectures
    Boraten, Travis
    DiTomaso, Dominic
    Kodi, Avinash Karanth
    2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 45 - 50
  • [39] Load Balanced Adaptive Routing With Reduced Overhead for Network on Chip (NoC) Systems
    Kalaivani, J.
    Vinayagasundaram, B.
    2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2013, : 893 - 898
  • [40] An Adaptive Routing Algorithm Based on Network Partitioning for 3D Network-on-Chip
    Dai, Jindun
    Jiang, Xin
    Watanabe, Takahiro
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (IEEE CITS), 2017, : 229 - 233
12345