Wormhole routing with virtual channels using adaptive rate control for network-on-chip (NoC)

被引：0

作者：

Nousias, Ioannis ^{[1
]}

Arslan, Tughrul ^{[2
]}

机构：

[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland

[2] Alba Ctr, Livingston, Scotland

来源：

AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new approach in realizing Virtual Channels tailored for Network on Chip implementations. The technique makes use of a flow control mechanism based on adaptive input rate control where the required buffer size is independent of the number of channels and the packet size. The resulting implementation requires only 3% of the memory space used in a conventional implementation of virtual channels. The efficient use of memory storage does also deliver performance improvements that can be up to 15% for a normal network configuration.

引用

页码：420 / +

页数：2

共 50 条

[21] A Traffic Intensive Virtual Channels Allocation Scheme in Network-on-Chip
Bansidhar Joshi
Manish K. Thakur
Arabian Journal for Science and Engineering, 2023, 48 : 9619 - 9633
[22] A Novel Analytical Model for Wormhole Switching Network on Chip with Adaptive Routing
Liu, Jin
Delgado-Frias, Jose G.
Wang, Xiaofeng
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 733 - 736
[23] An Asynchronous 2D-Torus Network-on-Chip Using Adaptive Routing Algorithm
Li, Zhenni
Li, Jingjiao
Yan, Aiyun
Yao, Lan
BIG DATA COMPUTING AND COMMUNICATIONS, (BIGCOM 2016), 2016, 9784 : 342 - 351
[24] Adaptive Virtual Channel Partitioning for Network-on-Chip in Heterogeneous Architectures
Lee, Jaekyu
Li, Si
Kim, Hyesoon
Yalamanchili, Sudhakar
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (04)
[25] Characterization of Subnets, Virtual Channel and Routing on Wireless Network-on-Chip Performance
Fasiku, Ayodeji Ireti
Rusli, Shahrizal
Bin Marsono, Muhammad Nadzir
2020 18TH IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2020, : 117 - 121
[26] Performance Modelling of Fully Adaptive Wormhole Routing in 2D-Mesh Network-on-Chip with MMPP (2) Input Traffic
Li, Yonghui
Gu, Huaxi
Xie, Peibo
He, Keqiang
ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, 2008, : 58 - +
[27] A Comparative Review of Adaptive Routing Approach for Network-on-Chip Router Architecture
Zulkefli, F. W.
Ehkan, P.
Warip, M. N. M.
Phing, Ng Yen
Zakaria, F. F.
RECENT TRENDS IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2018, 5 : 247 - 254
[28] Bi-Objective Cost Function for Adaptive Routing in Network-on-Chip
Gabis, Asma Benmessaoud
Bomel, Pierre
Sevaux, Marc
IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (02): : 177 - 187
[29] A routing-table-based adaptive and minimal routing scheme on network-on-chip architectures
Wang, Ling
Song, Hui
Jiang, Yingtao
Zhang, Lihong
COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (06) : 846 - 855
[30] Stable Matching based Virtual Channels Allocation Scheme in Network-on-Chip
Joshi, Bansidhar
Thakur, Manish K.
JOURNAL OF INTERCONNECTION NETWORKS, 2020, 20 (02)

← 1 2 3 4 5 →