A Comparative Review of Adaptive Routing Approach for Network-on-Chip Router Architecture

被引:2
|
作者
Zulkefli, F. W. [1 ]
Ehkan, P. [1 ]
Warip, M. N. M. [1 ]
Phing, Ng Yen [1 ]
Zakaria, F. F. [1 ]
机构
[1] Univ Malaysia Perlis, Sch Comp & Commun Engn, Arau 02600, Perlis, Malaysia
关键词
Adaptive routing; Network-on-Chip; Router; Architecture; LATENCY;
D O I
10.1007/978-3-319-59427-9_27
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Based on Moore's prediction, the future integrated systems will contain billions of transistors with hundreds of IP core to undergo complex multimedia delivery and networks services. In order to continue the relevancy of Moore's law, Network-on-Chip (NoC) architectures have been proposed. The bus structure in System-on-Chip (SoC) is swapped by a network with routers and wires. Routers in NoC are responsible to route packets based on the routing algorithms. For various system, there are a lot of different algorithms to suit with each system requirement. Routing algorithm is further divided into two which include oblivious routing algorithm and adaptive routing algorithm. This paper presents a review of different types of well-known router architecture in NoC. The routers are classified by respect to the adaptive routing algorithms with a view of the performance characteristics depending on the application requirements in NoC. The outline and features of several router architectures are reviewed and analyzed.
引用
收藏
页码:247 / 254
页数:8
相关论文
共 50 条
  • [1] A Highly Adaptive and Efficient Router Architecture for Network-on-Chip
    Ahmadinia, Ali
    Shahrabi, Alireza
    [J]. COMPUTER JOURNAL, 2011, 54 (08): : 1295 - 1307
  • [2] Flexible router architecture for network-on-chip
    Sayed, Mostafa S.
    Shalaby, Ahmed
    El-Sayed, Mohamed
    Goulart, Victor
    [J]. COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2012, 64 (05) : 1301 - 1310
  • [3] NoCGuard: A Reliable Network-on-Chip Router Architecture
    Shafique, Muhammad Akmal
    Baloch, Naveed Khan
    Baig, Muhammad Iram
    Hussain, Fawad
    Zikria, Yousaf Bin
    Kim, Sung Won
    [J]. ELECTRONICS, 2020, 9 (02)
  • [4] An Efficient Network-on-Chip Router for Dataflow Architecture
    Shen, Xiao-Wei
    Ye, Xiao-Chun
    Tan, Xu
    Wang, Da
    Zhang, Lunkai
    Li, Wen-Ming
    Zhang, Zhi-Min
    Fan, Dong-Rui
    Sun, Ning-Hui
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2017, 32 (01) : 11 - 25
  • [5] A Tightly Coupled Network-on-Chip Router Architecture
    Xie Bin
    Feng Degui
    Jiang Guanjun
    Wang Chao
    Zhang Nan
    Chen Tianzhou
    [J]. 2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, 2009, : 279 - 284
  • [6] An Efficient Network-on-Chip Router for Dataflow Architecture
    Xiao-Wei Shen
    Xiao-Chun Ye
    Xu Tan
    Da Wang
    Lunkai Zhang
    Wen-Ming Li
    Zhi-Min Zhang
    Dong-Rui Fan
    Ning-Hui Sun
    [J]. Journal of Computer Science and Technology, 2017, 32 : 11 - 25
  • [7] Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors
    Poluri, Pavan
    Louri, Ahmed
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (10) : 3058 - 3070
  • [8] Multicast parallel pipeline router architecture for network-on-chip
    Samman, Faizal A.
    Hollstein, Thomas
    Glesner, Manfred
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1200 - 1205
  • [9] Congestion-Aware Network-on-Chip Router Architecture
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    [J]. 15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 137 - 144
  • [10] Power Efficient Router Architecture for Wireless Network-on-Chip
    Mondal, Hemanta Kumar
    Gade, Sri Harsha
    Kishore, Raghav
    Kaushik, Shashwat
    Deb, Sujay
    [J]. PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 227 - 233