Modeling of gate current and capacitance in nanoscale-MOS structures

被引:10
|
作者
Sun, J. P. [1 ]
Wang, Wei
Toyabe, Toru
Gu, Ning
Mazumder, Pinaki
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
[2] SE Univ, Nanjing 210096, Peoples R China
基金
美国国家科学基金会;
关键词
gate current; high-k dielectric; nanoscale MOSFETs; quantum modeling;
D O I
10.1109/TED.2006.885637
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
By applying a fully self-consistent solution of the Schrodinger-Poisson equations, a simple unified approach has been developed in order to study the gate current and gate capacitance of nanoscale-MOS structures with ultrathin dielectric layer. In this paper, the model has been employed to investigate various gate structure and material combinations, thereby demonstrating wide applicability of the present model in the design of nanoscale-MOSFET devices. The results obtained by applying the proposed model are in good agreement with experimental data and previous models in the literature. A new result concerning optimum nitrogen content in HfSiON high-k gate-dielectric structure reported in this paper requires experimental verification through device fabrication.
引用
收藏
页码:2950 / 2957
页数:8
相关论文
共 50 条
  • [41] Influence of Si nanocrystal distributed in the gate oxide on the MOS capacitance
    Ng, CY
    Chen, TP
    Ding, L
    Yang, M
    Wong, JI
    Zhao, P
    Yang, XH
    Liu, KY
    Tse, MS
    Trigg, AD
    Fung, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 730 - 736
  • [42] Extraction Procedure for MOS Structure Fringing Gate Capacitance Components
    Tinoco, J. C.
    Martinez-Lopez, A. G.
    Lezama, G.
    Estrada, M.
    Cerdeira, A.
    2015 IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC), 2015,
  • [43] Modeling of Annular Gate MOS Transistors
    Bezhenova, Varvara
    Michalowska-Forsyth, Alicja
    2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 44 - 47
  • [44] Modeling the Frequency Dependence of MOSFET Gate Capacitance
    Zhu, Zeqin
    Gildenblat, Gennady
    McAndrew, Colin C.
    Lim, Ik-Sung
    2011 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2011,
  • [45] Modeling of abnormal capacitance-voltage characteristics observed in MOS transistor with ultra-thin gate oxide
    Hsu, YL
    Fang, YK
    Tsao, FC
    Kuo, FJ
    Ho, Y
    SOLID-STATE ELECTRONICS, 2002, 46 (11) : 1941 - 1943
  • [46] Compact subthreshold current and capacitance modeling of short-channel double-gate MOSFETs
    Monga, U.
    Borli, H.
    Fjeldly, T. A.
    MATHEMATICAL AND COMPUTER MODELLING, 2010, 51 (7-8) : 901 - 907
  • [47] Modeling and analysis of gate-induced drain leakage current in negative capacitance junctionless FinFET
    Kaushal, Shelja
    Rana, Ashwani K.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (06) : 1229 - 1238
  • [48] Modeling and analysis of gate-induced drain leakage current in negative capacitance junctionless FinFET
    Shelja Kaushal
    Ashwani K. Rana
    Journal of Computational Electronics, 2022, 21 : 1229 - 1238
  • [49] STATIC TECHNIQUE FOR DIFFERENTIAL CAPACITANCE MEASUREMENTS IN MOS STRUCTURES
    KIROV, K
    MINCHEV, G
    ALEXANDROVA, S
    DOKLADI NA BOLGARSKATA AKADEMIYA NA NAUKITE, 1976, 29 (12): : 1749 - 1750
  • [50] Modeling and Estimation of Band to Band Tunneling Current for Nanoscale Metal Gate (Hf/AlNx) Symmetric Double Gate MOSFET
    Vishvakarma, S. K.
    Kumar, V. Komal
    Saxena, A. K.
    Dasgupta, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2010, 5 (03) : 340 - 342