Modeling of gate current and capacitance in nanoscale-MOS structures

被引:10
|
作者
Sun, J. P. [1 ]
Wang, Wei
Toyabe, Toru
Gu, Ning
Mazumder, Pinaki
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
[2] SE Univ, Nanjing 210096, Peoples R China
基金
美国国家科学基金会;
关键词
gate current; high-k dielectric; nanoscale MOSFETs; quantum modeling;
D O I
10.1109/TED.2006.885637
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
By applying a fully self-consistent solution of the Schrodinger-Poisson equations, a simple unified approach has been developed in order to study the gate current and gate capacitance of nanoscale-MOS structures with ultrathin dielectric layer. In this paper, the model has been employed to investigate various gate structure and material combinations, thereby demonstrating wide applicability of the present model in the design of nanoscale-MOSFET devices. The results obtained by applying the proposed model are in good agreement with experimental data and previous models in the literature. A new result concerning optimum nitrogen content in HfSiON high-k gate-dielectric structure reported in this paper requires experimental verification through device fabrication.
引用
收藏
页码:2950 / 2957
页数:8
相关论文
共 50 条
  • [31] Numerical and analytical results for the polysilicon gate depletion effect on MOS gate capacitance
    Abebe, H.
    Cumberbatch, E.
    Morris, H.
    Tyree, V.
    SIXTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2006, : 113 - +
  • [32] Modulation of capacitance magnitude by charging/discharging in silicon nanocrystals distributed throughout the gate oxide in MOS structures
    Ng, CY
    Chen, TP
    Liu, Y
    Tse, MS
    Gui, D
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (01) : G8 - G10
  • [33] Capacitance and current-voltage simulation of EEPROM technology highly doped MOS structures
    Croci, S
    Plossu, C
    Burignat, S
    Boivin, P
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2003, 14 (5-7) : 311 - 314
  • [34] Gate current modeling and optimal design of nanoscale non-overlapped gate to source/drain MOSFET
    Rana, Ashwani K.
    Chand, Narottam
    Kapoor, Vinod
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (07)
  • [35] Gate current modeling and optimal design of nanoscale non-overlapped gate to source/drain MOSFET
    Ashwani K.Rana
    Narottam Chand
    Vinod Kapoor
    半导体学报, 2011, (07) : 14 - 19
  • [36] EFFECT OF A QUANTIZING MAGNETIC-FIELD ON THE GATE CAPACITANCE OF MOS STRUCTURES OF KANE-TYPE SEMICONDUCTORS
    MONDAL, M
    GHATAK, KP
    PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1986, 93 (01): : 377 - 383
  • [37] ON THE GATE CAPACITANCE OF MOS STRUCTURES IN N-CHANNEL INVERSION-LAYERS ON TERNARY CHALCOPYRITE SEMICONDUCTORS
    GHATAK, KP
    CHATTOPADHYAY, N
    MONDAL, M
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 1989, 48 (04): : 365 - 371
  • [38] RELIABILITY OF THE GATE DIELECTRIC IN MOS STRUCTURES
    LASHEVSKII, PA
    FALARETOV, GA
    SHAPIRO, LA
    SOVIET MICROELECTRONICS, 1980, 9 (04): : 189 - 195
  • [39] On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs
    Ge, LX
    Gámiz, F
    Workman, GO
    Veeraraghavan, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 753 - 758
  • [40] Physics based current and capacitance modeling of short-channel Double Gate MOSFETs
    Borli, Hakon
    Kolberg, Sigbjorm
    Fjeldly, Tor A.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 447 - 448