Modeling of gate current and capacitance in nanoscale-MOS structures

被引:10
|
作者
Sun, J. P. [1 ]
Wang, Wei
Toyabe, Toru
Gu, Ning
Mazumder, Pinaki
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
[2] SE Univ, Nanjing 210096, Peoples R China
基金
美国国家科学基金会;
关键词
gate current; high-k dielectric; nanoscale MOSFETs; quantum modeling;
D O I
10.1109/TED.2006.885637
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
By applying a fully self-consistent solution of the Schrodinger-Poisson equations, a simple unified approach has been developed in order to study the gate current and gate capacitance of nanoscale-MOS structures with ultrathin dielectric layer. In this paper, the model has been employed to investigate various gate structure and material combinations, thereby demonstrating wide applicability of the present model in the design of nanoscale-MOSFET devices. The results obtained by applying the proposed model are in good agreement with experimental data and previous models in the literature. A new result concerning optimum nitrogen content in HfSiON high-k gate-dielectric structure reported in this paper requires experimental verification through device fabrication.
引用
收藏
页码:2950 / 2957
页数:8
相关论文
共 50 条
  • [21] Gate current modeling of high-k stack nanoscale MOSFETs
    Wang, Wei
    Gu, Ning
    Sun, J. P.
    Mazumder, P.
    SOLID-STATE ELECTRONICS, 2006, 50 (9-10) : 1489 - 1494
  • [22] Modeling the conduction characteristics of broken down gate oxides in MOS structures
    Miranda, E
    Suñé, J
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1599 - 1603
  • [23] On the gate capacitance of Mos structures in N-channel inversion layers on ternary chalcopyrite semiconductors
    Ghatak, K.P.
    Chattopadhyay, N.
    Mondal, M.
    Applied Physics A: Solids and Surfaces, 1989, 48 (04): : 365 - 371
  • [24] Analytical Model of Gate to Channel Capacitance for Nanoscale MOSFETs
    Chatterjee, Arun Kumar
    Prasad, B.
    IETE JOURNAL OF RESEARCH, 2020, 66 (05) : 608 - 616
  • [25] Quantum capacitance in nanoscale device modeling
    John, DL
    Castro, LC
    Pulfrey, DL
    JOURNAL OF APPLIED PHYSICS, 2004, 96 (09) : 5180 - 5184
  • [26] Influence of air humidity on the low-frequency capacitance of silicon MOS structures with a nanoscale oxide layer
    Fastykovsky, Pavel P.
    SENSORS AND ACTUATORS B-CHEMICAL, 2020, 304 (304):
  • [27] Analysis of gate tunneling current in MOS structures using quantum mechanical simulation
    Ogawa, M
    Miyoshi, T
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 144 - 147
  • [28] Modeling and simulation of the nanoscale triple-gate ultra-thin body MOS devices
    Datta, Deepanjan
    Sarab, A. A. P.
    Dasgupta, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2006, 1 (02) : 237 - 250
  • [29] Electrical modeling and simulation of nanoscale MOS devices with a high-permittivity dielectric gate stack
    Autran, JL
    Munteanu, D
    Houssa, M
    Bescond, M
    Garros, X
    Leroux, C
    INTEGRATION OF ADVANCED MICRO-AND NANOELECTRONIC DEVICES-CRITICAL ISSUES AND SOLUTIONS, 2004, 811 : 177 - 188
  • [30] Charging effect of Si nanocrystals in gate oxide near gate on MOS capacitance
    Liu, Y
    Chen, TP
    Tse, MS
    Ho, HC
    Lee, KH
    ELECTRONICS LETTERS, 2003, 39 (16) : 1164 - 1166