Design of 3.1-10.6GHz CMOS LNA Based on input matching technique of common-gate topology

被引：0

作者：

Chang, Yi-Cheng ^{[1
]}

Hsu, Meng-Ting ^{[1
]}

Hsieh, Yu-Chang ^{[1
]}

机构：

[1] Natl Yunlin Univ Sci & Technol, Dept & Inst Elect Engn, Touliu 64002, Yunlin, Taiwan

来源：

APPLIED SCIENCE AND PRECISION ENGINEERING INNOVATION, PTS 1 AND 2 | 2014年 / 479-480卷

关键词：

Low-noise Amplifier; Ultra-Wide-Band; low power;

D O I：

10.4028/www.scientific.net/AMM.479-480.1014

中图分类号：

TH [机械、仪表工业];

学科分类号：

0802 ;

摘要：

In this study, three stage ultra-wide-band CMOS low-noise amplifier (LNA) is presented. The UWB LNA is design in 0.18 mu m TSMC CMOS technique. The LNA input and output return loss are both less than -10dB, and achieved 10dB of average power gain, the minimum noise figure is 6.55dB, IIP3 is about -9.5dBm. It consumes 11mW from a 1.0-V supply voltage.

引用

页码：1014 / 1017

页数：4

共 50 条

[31] A 12.9-38.6-GHz CMOS LNA With Triple-Coupled Transformer-Based Input Matching Technique
Zhang, Bihong
Mao, Hongyu
Liu, Xiaolong
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[32] Design of a 3.1-10.6GHz low-voltage, low-power CMOS low-noise amplifier for ultra-wideband receivers
Chang, Bo-Yang
Jou, Christina F.
2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 1066 - 1069
[33] A 3-14 GHz, Self-Body Biased Common-Gate UWB LNA for Wireless Applications in 90 nm CMOS
Singh, Vikram
Arya, Sandeep Kumar
Kumar, Manoj
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (04)
[34] 6.8 mW 15 dBm IIP3 CMOS common-gate LNA employing post-linearisation technique
Guo, Benqing
Wen, Guangjun
An, Shiquan
ELECTRONICS LETTERS, 2014, 50 (03) : 149 - 151
[35] A 4 mW 3–5 GHz current reuse gm-boosted short channel common-gate CMOS UWB LNA
Muhammad Khurram
S. M. Rezaul Hasan
Analog Integrated Circuits and Signal Processing, 2010, 65 : 415 - 418
[36] 60 GHz Common-Gate Single-Stage Current Reuse Cascode LNA Topology for High-Data-Rate Applications
Rashmi, S. B.
Yellampalli, Siva S.
Shreedhar, H. K.
JOURNAL OF ELECTRONIC MATERIALS, 2021, 50 (04) : 1655 - 1667
[37] 60 GHz Common-Gate Single-Stage Current Reuse Cascode LNA Topology for High-Data-Rate Applications
S. B. Rashmi
Siva S. Yellampalli
H. K. Shreedhar
Journal of Electronic Materials, 2021, 50 : 1655 - 1667
[38] Two CMOS Dual-Feedback Common-Gate Low-Noise Amplifiers With Wideband Input and Noise Matching
Ye, Rong-Fu
Horng, Tzyy-Sheng
Wu, Jian-Ming
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (10) : 3690 - 3699
[39] Novel LNA topology with transformer-based input integrated matching and its 60-GHz millimeter-wave CMOS 65-nm design
Zito, Domenico
Pepe, Domenico
Neri, Bruno
Taris, Thierry
Begueret, Jean-Baptiste
Deval, Yarm
Belot, Didier
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1340 - +
[40] Design of 3.1-10.6 GHz ultra-wideband CMOS low noise amplifier with current reuse technique
Wan, Qiuzhen
Wang, Chunhua
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2011, 65 (12) : 1006 - 1011

← 1 2 3 4 5 →