Formation and mechanism of dimple/pit on Si substrate during WSix/poly-Si gate stack etch

被引：4
|
作者：
Pan, PH
Liu, L
机构：
来源：
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 1997年 / 15卷 / 05期
关键词：
D O I：
10.1116/1.589520
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The formation of dimple/pit on gate oxide and Si substrate was observed after WSix/poly-Si gate stack etch. The effects of process step on the formation of dimple/pit have been studied. The key process steps causing the dimple/pit problem are the WSix anneal and the low pressure chemical vapor deposition nitride deposition. The mechanism of dimple/pit has been proposed. The rough WSix/poly interface is the main cause of dimple formation, and the presence of Si clusters in the annealed WSix layer is the key contributor for pits in the Si substrate. A low temperature process (before gate stack etch) was found to be effective to reduce and/or eliminate the dimple/pit problem. (C) 1997 American Vacuum Society. [S0734-211X(97)04405-3].
引用
收藏
页码：1752 / 1757
页数：6
相关论文
共 50 条
  • [31] Ge-redistributed poly-Si/SiGe stack gate (GRPSG) for high-performance CMOSFETs
    Rhee, HS
    Bae, GJ
    Choe, TH
    Kim, SS
    Song, S
    Lee, NI
    Fujihara, K
    Kang, HK
    Moon, JT
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 61 - 62
  • [32] Effect of substrate heating during excimer laser annealing on poly-Si TFT
    Noguchi, T
    Tang, AJ
    Tsai, JA
    Reif, R
    POLYCRYSTALLINE THIN FILMS: STRUCTURE, TEXTURE, PROPERTIES, AND APPLICATIONS II, 1996, 403 : 357 - 362
  • [33] Flexible poly-si TFTs fabricated on PES substrate using sequential lateral solidification crystallized poly-si films
    Kim, Yong-Hae
    Chung, Choong-Heui
    Yun, Sun Jin
    Park, Dong-Jin
    Kim, Dae-Won
    Lim, Jung Wook
    Song, Yoon-Ho
    Moon, Jaehyun
    Lee, Jin Ho
    PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL DISPLAY RESEARCH CONFERENCE - EURODISPLAY 2005, 2005, : 432 - 434
  • [34] Nano-Scale Characterization of Poly-Si Gate on High-k Gate Stack Structures by Scanning Photoemission Microscopy
    Toyodat, S.
    Nakamura, Y.
    Horiba, K.
    Kumigashira, H.
    Oshima, M.
    Amemiya, K.
    E-JOURNAL OF SURFACE SCIENCE AND NANOTECHNOLOGY, 2011, 9 : 224 - 227
  • [35] SILC in MOS capacitors with poly-Si and poly-Si0.7Ge0.3 gate material
    Houtsma, VE
    Holleman, J
    Salm, C
    Woerlee, PH
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 415 - 418
  • [36] Study of forming a p+ poly-Si gate by inductively coupled nitrogen plasma nitridation of the stacked poly-Si layers
    Juang, MH
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (04): : 1937 - 1941
  • [37] Nano-scale characterization of poly-Si gate on high-k gate stack structures by scanning photoemission microscopy*
    Toyoda, S.
    Nakamura, Y.
    Horiba, K.
    Kumigashira, H.
    Oshima, M.
    Amemiya, K.
    e-Journal of Surface Science and Nanotechnology, 2011, 9 : 224 - 227
  • [38] Research on the formation mechanism of crystal group in fabricating Poly-Si thin film
    Jin, R.-M. (jinruimin2004@163.com), 2013, Chinese Ceramic Society, Baiwanzhuang, Beijing, 100831, China (42):
  • [39] SUPPRESSION OF ETCH PIT AND HILLOCK FORMATION ON CARBONIZATION OF SI SUBSTRATE AND LOW-TEMPERATURE GROWTH OF SIC
    NAGASAWA, H
    YAMAGUCHI, Y
    JOURNAL OF CRYSTAL GROWTH, 1991, 115 (1-4) : 612 - 616
  • [40] The influence of gate bias on LDD resistance in poly-Si TFTs
    Chiu, Chao-Chien
    Hsu, Yuan-Jiun
    Lu, Chia-Hui
    Shih, Ching-Chieh
    Lin, Kun-Chih
    Gan, Feng-Yuan
    IDW '07: PROCEEDINGS OF THE 14TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2007, : 1873 - 1876
12345