Electronic circuit design for RF energy harvesting using 28 nm FD-SOI technology

被引：3
|
作者：
Awad, M. [1 ]
Benech, P. [1 ]
Duchamp, J. M. [1 ]
机构：
[1] Univ Grenoble Alpes, CNRS, Grenoble INP, Inst Engn,IMEPLAHC, F-38000 Grenoble, France
来源：
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS | 2018年 / 60卷 / 06期
关键词：
dynamic back gate polarization; FDSOI; 28; nm; integrated circuit; radio-frequency energy harvesting;
D O I：
10.1002/mop.31157
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this article, a voltage doubler circuit designed using 28 nm FD-SOI technology has been studied for electromagnetic energy harvesting. NLVT transistor type is chosen and used as a diode for the realization of a Dickson voltage doubler circuit. Moreover, the impact of back gate polarization on circuit performance has been analyzed. The optimization of the circuit along with the measurement results has been presented (1.19 V for 1 stage at -26.3 dBm @ 2.45 GHz).
引用
收藏
页码：1349 / 1353
页数：5
相关论文
共 50 条
  • [41] Experimental Model of Adaptive Body Biasing for Energy Efficiency in 28nm UTBB FD-SOI
    Cochet, Martin
    Pelloux-Prayer, Bertrand
    Saligane, Mehdi
    Clerc, Sylvain
    Roche, Philippe
    Autran, Jean-Luc
    Sylvester, Dennis
    2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
  • [42] Design insights for reliable energy efficient OxRAM-based flip-flop in 28nm FD-SOI
    Jovanovic, Natalija
    Vianello, Elisa
    Thomas, Olivier
    Nikolic, Borivoje
    Naviner, Lirida
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [43] POLARBEAR: A 28-nm FD-SOI ASIC for Decoding of Polar Codes
    Giard, Pascal
    Balatsoukas-Stimming, Alexios
    Mueller, Thomas Christoph
    Bonetti, Andrea
    Thibeault, Claude
    Gross, Warren J.
    Flatresse, Philippe
    Burg, Andreas
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2017, 7 (04) : 616 - 629
  • [44] An Ultrafast Active Quenching Active Reset Circuit with 50% SPAD Afterpulsing Reduction in a 28 nm FD-SOI CMOS Technology Using Body Biasing Technique
    Dolatpoor Lakeh, Mohammadreza
    Kammerer, Jean-Baptiste
    Aguenounon, Enagnon
    Issartel, Dylan
    Schell, Jean-Baptiste
    Rink, Sven
    Cathelin, Andreia
    Calmon, Francis
    Uhring, Wilfried
    SENSORS, 2021, 21 (12)
  • [45] 10 Gb/s Energy-efficient Optical Transceiver using 1060 nm HCG MEMS-tunable VCSEL in 28 nm FD-SOI Technology
    Cortes, Christian A.
    Cortez, Jan Paolo S.
    Custodia, Juhaina Angela Q.
    Reyes, Kevin Mathew D.
    Sta Barbara, Mariane D.
    de Leon, Maria Theresa G.
    Hizon, John Richard E.
    Rosales, Marc D.
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 43 - 44
  • [46] Process and Design Solutions for Exploiting FD-SOI Technology Towards Energy Efficient SOCs
    Flatresse, Philippe
    PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 127 - 130
  • [47] UTBB FD-SOI Circuit Design using Multifinger Transistors: A Circuit-Device Interaction Perspective
    Sharma, Arvind
    Alam, Naushad
    Bulusu, Anand
    2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 57 - 60
  • [48] 40 GHz VCO and Frequency Divider in 28 nm FD-SOI CMOS Technology for Automotive Radar Sensors
    Maiellaro, Giorgio
    Caruso, Giovanni
    Scaccianoce, Salvatore
    Giacomini, Mauro
    Scuderi, Angelo
    ELECTRONICS, 2021, 10 (17)
  • [49] Extended Exploration of Low Granularity Back Biasing Control in 28nm UTBB FD-SOI Technology
    Taco, Ramiro
    Levi, Itamar
    Lanuzza, Marco
    Fish, Alexander
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 41 - 44
  • [50] A novel FVF-based GHz-range biquad in a 28 nm CMOS FD-SOI technology
    Lombardo, Matteo
    Centurelli, Francesco
    Monsurro, Pietro
    Trifiletti, Alessandro
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 185
12345