Electronic circuit design for RF energy harvesting using 28 nm FD-SOI technology

被引:3
|
作者
Awad, M. [1 ]
Benech, P. [1 ]
Duchamp, J. M. [1 ]
机构
[1] Univ Grenoble Alpes, CNRS, Grenoble INP, Inst Engn,IMEPLAHC, F-38000 Grenoble, France
关键词
dynamic back gate polarization; FDSOI; 28; nm; integrated circuit; radio-frequency energy harvesting;
D O I
10.1002/mop.31157
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, a voltage doubler circuit designed using 28 nm FD-SOI technology has been studied for electromagnetic energy harvesting. NLVT transistor type is chosen and used as a diode for the realization of a Dickson voltage doubler circuit. Moreover, the impact of back gate polarization on circuit performance has been analyzed. The optimization of the circuit along with the measurement results has been presented (1.19 V for 1 stage at -26.3 dBm @ 2.45 GHz).
引用
收藏
页码:1349 / 1353
页数:5
相关论文
共 50 条
  • [21] Temperature dependence of ESD effects on 28 nm FD-SOI MOSFETs
    Xiao, Yiping
    Liu, Chaoming
    Zhang, Yanqing
    Qi, Chunhua
    Ma, Guoliang
    Wang, Tianqi
    Huo, Mingxue
    ENGINEERING REPORTS, 2024, 6 (03)
  • [22] Reconfigurable NAND/NOR logic gates in 28 nm HKMG and 22 nm FD-SOI FeFET technology
    Breyer, E. T.
    Mulaosmanovic, H.
    Mikolajick, T.
    Slesazeck, S.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [23] 150-nW FD-SOI Intermittent Startup Circuit for Micropower Energy Harvesting Sensor
    Sudo, Minoru
    Utsunomiya, Fumiyasu
    Tanaka, Ami
    Douseki, Takayuki
    2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
  • [24] Electrostatics and channel coupling on 28 nm FD-SOI for cryogenic applications
    Paz, Bruna Cardoso
    Casse, Mikael
    Haendler, Sebastien
    Juge, Andre
    Vincent, Emmanuel
    Galy, Philippe
    Arnaud, Franck
    Ghibaudo, Gerard
    Vinet, Maud
    de Franceschi, Silvano
    Meunier, Tristan
    Gaillard, Fred
    2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,
  • [25] 28 nm超薄体FD-SOI高温特性研究
    张颢译
    曾传滨
    李晓静
    高林春
    罗家俊
    韩郑生
    微电子学, 2021, 51 (04) : 577 - 581
  • [26] Evaluation of Interconnect Fabrics for an Embedded MPSoC in 28 nm FD-SOI
    Sievers, Gregor
    Ax, Johannes
    Kucza, Nils
    Flasskamp, Martin
    Jungeblut, Thorsten
    Kelly, Wayne
    Porrmann, Mario
    Rueckert, Ulrich
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1925 - 1928
  • [27] Design of CMOS Device Process Sensor in 28 nm FD-SOI with 2 % of Frequency Spread
    Kalarikkal, Gowtham Peringattu
    Goel, Rohit
    Shrimali, Hitesh
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [28] Circuit Monitoring Across Design Life-Cycle in 28nm FD-SOI and 40nm Bulk CMOS technologies
    Clerc, Sylvain
    Dhori, Kedar Janardan
    Wilson, Robin M.
    Goel, Rohit
    Marchal, Sebastien
    Pourchon, Franck
    Dutto, Christian
    Gomez, Ricardo Gomez
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 271 - 274
  • [29] Cryogenic Characterization of 28-nm FD-SOI Ring Oscillators With Energy Efficiency Optimization
    Bohuslavskyi, H.
    Barraud, S.
    Barral, V.
    Casse, M.
    Le Guevel, L.
    Hutin, L.
    Bertrand, B.
    Crippa, A.
    Jehl, X.
    Pillonnet, G.
    Jansen, A. G. M.
    Arnaud, F.
    Galy, P.
    Maurand, R.
    De Franceschi, S.
    Sanquer, M.
    Vinet, M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 3682 - 3688
  • [30] A gm/ID Design Methodology for 28 nm FD-SOI CMOS Resistive Feedback LNAs
    Bourdel, S.
    Subias, S.
    Bouchoucha, M. K.
    Barragan, M. J.
    Cathelin, A.
    Galup, C.
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,