A Critical Net Reshape-Router for High-performance VLSI Layout Design

被引：0

作者：

Morimoto, Yusuke ^{[1
]}

Matsushita, Mitsuru ^{[1
]}

Muraoka, Michiaki ^{[1
]}

Toyonaga, Masahiko ^{[1
]}

机构：

[1] Kochi Univ, Grad Sch Integrated Arts & Sci, Kochi 7808520, Japan

来源：

2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2014年

关键词：

RMST; Reshape-Router; Maze Router;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We present a new critical net reshape-router for high-performance VLSI layout design. Our router firstly rips up a critical-net and calculates its approximate RMST (Rectilinear Minimum Steiner Tree) and puts the restricted area for reshape routing. Secondly a multi-layer maze router searches the path of the net inside the restricted area. Our router can search the approximate optimal shape of RMST and save the critical net delay. We evaluated by using several placement data of 8bit MPU. The experimental results show that the critical net length is reduced about 4.4% to 9.5% on average compared to the original net length.

引用

页码：587 / 590

页数：4

共 50 条

[31] HIGH PERFORMANCE RCA FOR VLSI DESIGN
Yuvaraj, S.
Murali, M. J.
Aravind, A. R.
Kalapriyadharshini
Pragith, S.
INTERNATIONAL JOURNAL OF EARLY CHILDHOOD SPECIAL EDUCATION, 2022, 14 (05) : 1468 - 1481
[32] High-performance VLSI architecture for the Viterbi algorithm
Boo, M
Arguello, F
Bruguera, JD
Doallo, R
Zapata, EL
IEEE TRANSACTIONS ON COMMUNICATIONS, 1997, 45 (02) : 168 - 176
[33] PIPE - A HIGH-PERFORMANCE VLSI PROCESSOR IMPLEMENTATION
CRAIG, GL
GOODMAN, JR
KATZ, RH
PLESZKUN, AR
RAMACHANDRAN, K
SAYAH, J
SMITH, JE
JOURNAL OF VLSI AND COMPUTER SYSTEMS, 1987, 2 (1-2): : 1 - 22
[34] DESIGNING HIGH-PERFORMANCE INSTRUCTION CACHES IN VLSI
BORMANS, JEHM
WITHAGEN, WJ
BUDZELAAR, FPM
STEVENS, MPJ
MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 135 - 142
[35] HIGH-PERFORMANCE INTERCONNECTIONS BETWEEN VLSI CHIPS
NEUGEBAUER, CA
CARLSON, RO
FILLION, RA
HALLER, TR
SOLID STATE TECHNOLOGY, 1988, 31 (06) : 93 - 98
[36] High-performance VLSI architecture for video processing
Navarro, H
Montiel-Nelson, JA
Sosa, J
García, JC
Sarmiento, R
Nooshabadi, S
VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
[37] VLSI Photonics for High-Performance Data Centers
Liang, Di
Fiorentino, Marco
Beausoleil, Raymond G.
SILICON PHOTONICS III: SYSTEMS AND APPLICATIONS, 2016, 122 : 489 - 516
[38] ADVANCED BIPOLAR TECHNOLOGY FOR HIGH-PERFORMANCE VLSI
ISAAC, RD
NING, TH
TANG, DD
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (08) : C326 - C326
[39] HiPCrypto: A high-performance VLSI cryptographic chip
Salomao, SLC
Alves, VC
Filho, EMC
ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 7 - 11
[40] A VLSI high-performance encoder with priority lookahead
Delgado-Frias, JG
Nyathi, J
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 59 - 64

← 1 2 3 4 5 →