HIGH PERFORMANCE RCA FOR VLSI DESIGN

被引:0
|
作者
Yuvaraj, S.
Murali, M. J.
Aravind, A. R. [1 ]
Kalapriyadharshini [1 ]
Pragith, S. [2 ]
机构
[1] Prince Shri Venkateshwara Padmavathy Engn Coll, Dept Elect & Commun Engn, Chennai, Tamil Nadu, India
[2] VIT, Dept Comp Sci & Engn, Vellore, Tamil Nadu, India
关键词
VLSI Design; low power VLSI Design; Digital logic System design; ALU; RCAs; FPGAs; BINARY; SCHEME; ADDERS;
D O I
10.9756/INTJECSE/V14I5.147
中图分类号
G76 [特殊教育];
学科分类号
040109 ;
摘要
In this Manuscript discuss the High-performance Ripple Carry Adders (RCAs) in digital logic circuits design with uses of Addition forms the basis for many processing operations, from ALUs to address generation to multiplication to filtering. As a result, adder circuits that add two binary numbers are of great interest to digital system designers. An extensive, almost endless, assortment of adder architectures serves different speed/power/area requirements. This section begins with half adders and full adders for single-bit addition. It then considers a of ripple carry adders (RCAs) for the addition of multibit words in digital logic design and systems. In this paper to discuss the RCAs performance of Synthesis RTL architecture namely SLICES, LUT and IOBs using Xilinx ISE Design Suite 12.2. In addition with Testing of RCAs 32, 64 bit adder's waveform generation using Mentor Graphics Tool Model Sim. And compare different digital words bit like 16, 32, and 64 bit in the performance of device area and timing analysis using Xilinx FPGA.
引用
收藏
页码:1468 / 1481
页数:14
相关论文
共 50 条
  • [1] A High Performance Parallel VLSI Design of Matrix Inversion
    Wang, Kun
    Li, Li
    Pan, Hongbing
    Feng, Fan
    Yu, Xiao
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [2] A statistical approach to electromigration design for high performance VLSI
    Kitchin, J
    Sriram, TS
    STRESS INDUCED PHENOMENA IN METALLIZATION - FOURTH INTERNATIONAL WORKSHOP, 1998, (418): : 495 - 504
  • [3] VLSI MICROCOMPUTER - RCA ATMAC
    HELBIG, WA
    STRINGER, JD
    COMPUTER, 1977, 10 (09) : 22 - 29
  • [4] VLSI architecture and design for high performance adaptive video scaling
    Raghupathy, A
    Hsu, P
    Liu, KJR
    Chandrachoodan, N
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 406 - 409
  • [5] Timing optimization algorithm for design of high performance VLSI systems
    Lee, T
    Chang, H
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 465 - 468
  • [6] VLSI Design of a High Performance Decimation Filter Used for Digital Filtering
    Laajimi, Radhouane
    Khemiri, Randa
    Ajmi, Ali
    Machhout, Mohsen
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (01) : 558 - 561
  • [7] An automatic validation methodology for logic BIST in high performance VLSI design
    Cogswell, M
    Pearl, D
    Sage, J
    Troidl, A
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 473 - 478
  • [8] Design and VLSI implementation of a high-performance face detection engine
    Han, Dongil
    Choi, Jongho
    Kim, Byungwhan
    Cho, Jae Il
    COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (05) : 1222 - 1239
  • [9] VLSI implementation of the high performance data path design in VLIW processor
    Yang, Yan
    Hou, Chao-Huan
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2003, 31 (11): : 1667 - 1670
  • [10] VLSI Design of a High-Performance Multicontext MQ Arithmetic Coder
    Jing, Peng
    Zhang, Wei
    Yan, Long
    Liu, Yanyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (03) : 396 - 400