A Critical Net Reshape-Router for High-performance VLSI Layout Design

被引：0

作者：

Morimoto, Yusuke ^{[1
]}

Matsushita, Mitsuru ^{[1
]}

Muraoka, Michiaki ^{[1
]}

Toyonaga, Masahiko ^{[1
]}

机构：

[1] Kochi Univ, Grad Sch Integrated Arts & Sci, Kochi 7808520, Japan

来源：

2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2014年

关键词：

RMST; Reshape-Router; Maze Router;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We present a new critical net reshape-router for high-performance VLSI layout design. Our router firstly rips up a critical-net and calculates its approximate RMST (Rectilinear Minimum Steiner Tree) and puts the restricted area for reshape routing. Secondly a multi-layer maze router searches the path of the net inside the restricted area. Our router can search the approximate optimal shape of RMST and save the critical net delay. We evaluated by using several placement data of 8bit MPU. The experimental results show that the critical net length is reduced about 4.4% to 9.5% on average compared to the original net length.

引用

页码：587 / 590

页数：4

共 50 条

[21] A New High-Performance Hybrid Full-Adder Design for VLSI Applications
Chaurasia, Himanshu
Chandel, Rajeevan
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2025, 18 (03): : 169 - 183
[22] High-performance VLSI design for convolution layer of deep learning neural networks
Zeng J.-L.
Chen K.-H.
Wang J.-Y.
International Journal of Electrical Engineering, 2019, 26 (05): : 195 - 202
[23] RADIATION-TOLERANT HIGH-PERFORMANCE CMOS VLSI CIRCUIT-DESIGN
HATANO, H
DOI, K
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1985, 32 (06) : 4031 - 4035
[24] RADIATION-TOLERANT HIGH-PERFORMANCE CMOS VLSI CIRCUIT DESIGN.
Hatano, Hiroshi
Doi, Katsuyuki
1600, (NS-32):
[25] High-performance current mode receiver design for on-chip VLSI interconnects
Agrawal, Yash
Chandel, Rajeevan
Dhiman, Rohit
Advances in Intelligent Systems and Computing, 2015, 343 : 527 - 536
[26] Architecture design, performance analysis and VLSI implementation of a reconfigurable shared buffer for high-speed switch/router
Wu, Ling
Li, Cheng
INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2009, 22 (02) : 159 - 186
[27] MODULAR ROUTER ARCHITECTURE FOR HIGH-PERFORMANCE INTERCONNECTION NETWORKS
Borovska, Plamenka
Kimovski, Dragi
Hristov, Atanas
TEHNICKI VJESNIK-TECHNICAL GAZETTE, 2015, 22 (05): : 1127 - 1134
[28] A High-Performance Droplet Router for Digital Microfluidic Biochips
Cho, Minsik
Pan, David Z.
ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2008, : 200 - 206
[29] High Performance Airborne Router for Critical Defense ISR
MICROWAVE JOURNAL, 2012, : 64 - +
[30] High-performance VLSI model elliptic solvers
Vajtersic, M
HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1995, 919 : 520 - 525

← 1 2 3 4 5 →