CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning

被引：3

作者：

Zamanlooy, Babak ^{[1
]}

Mirhassani, Mitra ^{[1
]}

机构：

[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2015年 / 23卷 / 11期

关键词：

Continuous valued number system (CVNS); multiplier; neural networks; neurochips; noise-to-signal-ratio (NSR); on-chip learning; NEURAL-NETWORK; HARDWARE IMPLEMENTATION; SENSITIVITY; QUANTIZATION; SYSTEM; FPGA; MLP;

D O I：

10.1109/TVLSI.2014.2367496

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Designing low noise-to-signal-ratio (NSR) structures is one of the main concerns when implementing hardware-based neural networks. In this paper, a new continuous valued number system (CVNS) multiplication algorithm for low-resolution environment is proposed with accurate results. Using the proposed CVNS multiplication algorithm, VLSI implementation of a high-resolution mixed-signal CVNS synapse multiplier for neurochips with on-chip learning is realized. The proposed CVNS multiplication algorithm provides structures with lower NSR. Therefore, the proposed CVNS multiplication algorithm can be exploited to design robust CVNS Adaline for neurochips with on-chip learning.

引用

页码：2540 / 2551

页数：12

共 50 条

[21] On-Chip Supervised Learning Rule for Ultra High Density Neural Crossbar using Memristor for Synapse and Neuron
Chabi, Djaafar
Wang, Zhaohao
Zhao, Weisheng
Klein, Jacques-Olivier
2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2014, : 7 - 12
[22] On-Chip Jitter Learning for PLL
Chen, Wei-Hao
Huang, Shi-Yu
IEEE DESIGN & TEST, 2022, 39 (04) : 58 - 63
[23] Synapse cell optimization and back-propagation algorithm implementation in a domain wall synapse based crossbar neural network for scalable on-chip learning
Kaushik, Divya
Sharda, Janak
Bhowmik, Debanjan
NANOTECHNOLOGY, 2020, 31 (36)
[24] Robust On-Chip Signaling by Staggered and Twisted Bundle
Yu, Hao
He, Lei
Chang, Mau-Chung Frank
IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 92 - 104
[25] Robust technique for on-chip DC current measurements
Tam, CKL
Roberts, GW
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (04): : 371 - 378
[26] Special issue on deep learning for on-chip learning
Wei, Wei
Wu, Jinsong
Zhu, Chunsheng
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2020, 24 (03) : 127 - 128
[27] Special issue on deep learning for on-chip learning
Wei Wei
Jinsong Wu
Chunsheng Zhu
Design Automation for Embedded Systems, 2020, 24 : 127 - 128
[28] Modular neuro-chip with on-chip learning and adjustable learning parameters
Cho, JW
NEURAL PROCESSING LETTERS, 1996, 4 (01) : 45 - 52
[29] An expandable on-chip BP learning neural network chip
Lu, C
Shi, BX
Chen, L
INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (05) : 331 - 340
[30] A Bi-Memristor Synapse with Spike-Timing-Dependent Plasticity for On-Chip Learning in Memristive Neuromorphic Systems
Sayyaparaju, Sagarvarma
Amer, Sherif
Rose, Garrett S.
2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 69 - 74

← 1 2 3 4 5 →