CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning

被引：3
|
作者：
Zamanlooy, Babak [1 ]
Mirhassani, Mitra [1 ]
机构：
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2015年 / 23卷 / 11期
关键词：
Continuous valued number system (CVNS); multiplier; neural networks; neurochips; noise-to-signal-ratio (NSR); on-chip learning; NEURAL-NETWORK; HARDWARE IMPLEMENTATION; SENSITIVITY; QUANTIZATION; SYSTEM; FPGA; MLP;
D O I：
10.1109/TVLSI.2014.2367496
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Designing low noise-to-signal-ratio (NSR) structures is one of the main concerns when implementing hardware-based neural networks. In this paper, a new continuous valued number system (CVNS) multiplication algorithm for low-resolution environment is proposed with accurate results. Using the proposed CVNS multiplication algorithm, VLSI implementation of a high-resolution mixed-signal CVNS synapse multiplier for neurochips with on-chip learning is realized. The proposed CVNS multiplication algorithm provides structures with lower NSR. Therefore, the proposed CVNS multiplication algorithm can be exploited to design robust CVNS Adaline for neurochips with on-chip learning.
引用
收藏
页码：2540 / 2551
页数：12
相关论文
共 50 条
  • [31] Accelerating On-Chip Training with Ferroelectric-Based Hybrid Precision Synapse
    Luo, Yandong
    Wang, Panni
    Yu, Shimeng
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (02)
  • [32] High multiplication factor capacitor multiplier for an on-chip PLL loop filter
    Choi, J.
    Park, J.
    Kim, W.
    Lim, K.
    Laskar, J.
    ELECTRONICS LETTERS, 2009, 45 (05) : 239 - U8
  • [33] Comparing domain wall synapse with other non volatile memory devices for on-chip learning in analog hardware neural network
    Kaushik, Divya
    Singh, Utkarsh
    Sahu, Upasana
    Sreedevi, Indu
    Bhowmik, Debanjan
    AIP ADVANCES, 2020, 10 (02)
  • [34] A Crossbar Array of Analog-Digital-Hybrid Volatile Memory Synapse Cells for Energy-Efficient On-Chip Learning
    Sharda, Janak
    Sharma, Ritvik
    Bhowmik, Debanjan
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [35] On-Chip Sine Wave Frequency Multiplier for 40-GHz Signal Generator
    Surano, Antonio
    Bonizzoni, Edoardo
    Maloberti, Franco
    PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 284 - 287
  • [36] A Novel On-chip Photonic Synapse Based on Slot-ridge Waveguides with PCMs
    Zhang, Huan
    Huang, Beiju
    Cheng, Chuantong
    Chen, Hongda
    2020 IEEE PHOTONICS CONFERENCE (IPC), 2020,
  • [37] On-chip optical matrix-vector multiplier based on mode division multiplexing
    Ling, Qiaolv
    Dong, Penghui
    Chu, Yayan
    Dong, Xiaowen
    Chen, Jingye
    Dai, Daoxin
    Shi, Yaocheng
    CHIP, 2023, 2 (04):
  • [38] Memory Access Optimization for On-Chip Transfer Learning
    Hussain, Muhammad Awais
    Tsai, Tsung-Han
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (04) : 1507 - 1519
  • [39] Tolerance of on-chip learning to various circuit inaccuracies
    Card, HC
    McNeill, DK
    Schneider, CR
    Schneider, RS
    Dolenko, BK
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1998, 8 (02) : 315 - 327
  • [40] On-chip contrastive divergence learning in analogue VLSI
    Fleury, P
    Chen, H
    Murray, AF
    2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 1723 - 1728
12345