共 50 条
- [1] Temperature properties of the parasitic resistance of through-silicon vias (TSVs) in high-frequency 3-D ICs [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (14):
- [2] Modeling, Fabrication, and Characterization of 3-D Capacitor Embedded in Through-Silicon Via [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1524 - 1532
- [3] 3-D through-silicon via technology [J]. Electronic Device Failure Analysis, 2008, 10 (04): : 30 - 32
- [4] High-Frequency Electrical Model of Through-Silicon Vias for 3-D Integrated Circuits Considering Eddy Current and Proximity Effects [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (12): : 2036 - 2044
- [5] High-Frequency Through-Silicon Via (TSV) Failure Analysis [J]. 2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 243 - 246
- [7] Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 383 - +
- [9] Through-Silicon Hole Interposers for 3-D IC Integration [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (09): : 1407 - 1419
- [10] High-Frequency Scalable Modeling and Analysis of a Differential Signal Through-Silicon Via [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (04): : 697 - 707