Interface Engineering for High-k/Ge Gate Stack

被引：0
|
作者：
Xie, Ruilong [1 ]
Zhu, Chunxiang [1 ]
机构：
[1] Natl Univ Singapore, Dept Elect & Comp Engn, SNDL, Singapore 117576, Singapore
来源：
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, various interface engineering techniques for high-k/Ge gate stack for advanced CMOS device applications are reviewed. High-k gate stack formation on Ge substrate is first addressed with emphasis on pre-gate surface passivation. Post gate dielectric (post-gate) treatments are then discussed to further improve the high-k/Ge interface quality.
引用
收藏
页码：1244 / 1247
页数：4
相关论文
共 50 条
  • [31] High-K gate stack breakdown statistics modeled by correlated interfacial layer and high-k breakdown path
    Ribes, G.
    Mora, P.
    Monsieur, F.
    Rafik, M.
    Guarin, F.
    Yang, G.
    Roy, D.
    Chang, W. L.
    Stathis, J.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 364 - 368
  • [32] Advanced Replacement High-K/Metal Gate Stack Engineering for High-Performance Strained Silicon-Germanium FinFETs with High Ge Content (Invited Paper)
    Hashemi, Pouya
    Ando, Takashi
    Cartier, Eduard A.
    Bruley, John
    Lee, Choong-Hyun
    Narayanan, Vijay
    SIGE, GE, AND RELATED COMPOUNDS: MATERIALS, PROCESSING, AND DEVICES 8, 2018, 86 (07): : 51 - 58
  • [33] Reliability of High-k Gate Stack on Transparent Gate Recessed Channel (TGRC) MOSFET
    Kumar, Ajay
    Kaur, Divya
    Tripathi, M. M.
    Chaujar, Rishu
    2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
  • [34] Gate-first high-k/metal gate stack for advanced CMOS technology
    Nara, Y.
    Mise, N.
    Kadoshima, M.
    Morooka, T.
    Kamiyama, S.
    Matsuki, T.
    Sato, M.
    Ono, T.
    Aoyama, T.
    Eimori, T.
    Ohji, Y.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1241 - 1243
  • [35] Band engineering in the high-k dielectrics gate stacks
    Wang, S. J.
    Dong, Y. F.
    Feng, Y. P.
    Huan, A. C. H.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2332 - 2335
  • [36] Fluorine interface treatments within the gate stack for defect passivation in 28nm high-k metal gate technology
    Drescher, Maximilian
    Naumann, Andreas
    Sundqvist, Jonas
    Erben, Elke
    Grass, Carsten
    Trentzsch, Martin
    Lazarevic, Florian
    Leitsmann, Roman
    Plaenitz, Philipp
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
  • [37] Interface Engineering of High-K and High-Mobility Substrate Interface
    Misra, Durga
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 85 - 88
  • [38] Effects of surface preparation on high-k gate stack device performance
    Moumen, N
    Barnett, J
    Murto, RW
    Gardner, M
    Lee, YH
    Peterson, J
    Bersuker, G
    Huff, HR
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 59 - 70
  • [39] High Mobility High-k/Ge pMOSFETs with 1 nm EOT -New Concept on Interface Engineering and Interface Characterization
    Xie, Ruilong
    Phung, Thanh Hoa
    He, Wei
    Sun, Zhiqiang
    Yu, Mingbin
    Cheng, Zhiyuan
    Zhu, Chunxiang
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 393 - +
  • [40] High-k Gate Stack: Improved Reliability Through Process Clustering
    Graoui, H.
    Hung, S.
    Kanan, B.
    Curtis, R.
    Bevan, M.
    Liu, P.
    Noori, A.
    Chu, D.
    McDougall, B.
    Ni, C.
    Chan, O.
    Date, L.
    Borniquel, J.
    Swenberg, J.
    Mahajani, M.
    ATOMIC LAYER DEPOSITION APPLICATIONS 6, 2010, 33 (02): : 403 - 409
12345