Impact of back gate bias on hot-carrier effects of n-channel tri-gate FETs (TGFETs)

被引：0

作者：

Lin, Chia-Pin ^{[1
]}

Tsui, Bing-Yue ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Dept Elect Engn, Room ED630,1001,Ta Hsueh Rd, Hsinchu, Taiwan

来源：

2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The hot-carrier effects of non-planar tri-gate SOI FET (TGFET) with back-gate bias were investigated. Negative back gate bias could raise the influence of buried oxide defects and then degrade the device quickly. For TGFETs with ultra-narrow fin width and side gate extension, the smaller buried oxide interface area and more obvious screening effect terminate the field lines to obviate the back gate bias efficiently. The extrapolated hot-carrier lifetime encourages the TGFETs as promising sub-10nm devices.

引用

页码：82 / +

页数：2

共 50 条

[41] COMPARISON OF GATE-EDGE EFFECTS ON THE HOT-CARRIER-INDUCED DEGRADATION OF LDD N-CHANNEL AND P-CHANNEL MOSFETS
PAN, Y
NG, KK
KWONG, V
SOLID-STATE ELECTRONICS, 1994, 37 (01) : 77 - 82
[42] Gate Bias Dependence of Defect-Mediated Hot-Carrier Degradation in GaN HEMTs
Puzyrev, Yevgeniy
Mukherjee, Shubhajit
Chen, Jin
Roy, Tania
Silvestri, Marco
Schrimpf, Ronald D.
Fleetwood, Daniel M.
Singh, Jasprit
Hinckley, John M.
Paccagnella, Alessandro
Pantelides, Sokrates T.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) : 1316 - 1320
[43] CONSISTENT MODEL FOR THE HOT-CARRIER DEGRADATION IN N-CHANNEL AND P-CHANNEL MOSFETS
HEREMANS, P
BELLENS, R
GROESENEKEN, G
MAES, HE
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2194 - 2209
[44] Semi-analytical modelling of short channel effects in Si double gate, tri-gate and gate all-around MOSFETs
Tsormpatzoglou, A.
Dimitriadis, C. A.
Clerc, R.
Pananakakis, G.
Ghibaudo, G.
PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 12 2008, 2008, 5 (12): : 3605 - +
[45] CIRCUIT-DESIGN GUIDELINES FOR N-CHANNEL MOSFET HOT-CARRIER ROBUSTNESS
MISTRY, KR
FOX, TF
PRESTON, RP
ARORA, ND
DOYLE, BS
NELSEN, DE
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (07) : 1284 - 1295
[46] Charging and discharging properties of electron traps created by hot-carrier injections in gate oxide of n-channel metal oxide semiconductor field effect transistor
Vuillaume, Dominique
Bravaix, Alain
1600, (73):
[47] DC pulse hot-carrier-stress effects on gate-induced drain leakage current in n-channel MOSFETs
Chen, JH
Wong, SC
Wang, YH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2746 - 2753
[48] Impact of Fin Width and Back Bias Under Hot Carrier Injection on Double-Gate FinFETs
Chang, Wen-Teng
Cin, Li-Gong
Yeh, Wen-Kuan
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (01) : 86 - 89
[49] Hot Carrier Degradation, TDDB, and 1/fNoise in Poly-Si Tri-gate Nanowire Transistor
Yoshimura, Yoko
Ota, Kensuke
Saitoh, Masumi
2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
[50] Crystallographic-orientation-dependent GIDL current in Tri-gate MOSFETs under hot carrier stress
Lee, Jae Hoon
Park, Jong Tae
MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 2315 - 2318

← 1 2 3 4 5 →