Impact of back gate bias on hot-carrier effects of n-channel tri-gate FETs (TGFETs)

被引：0

作者：

Lin, Chia-Pin ^{[1
]}

Tsui, Bing-Yue ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Dept Elect Engn, Room ED630,1001,Ta Hsueh Rd, Hsinchu, Taiwan

来源：

2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The hot-carrier effects of non-planar tri-gate SOI FET (TGFET) with back-gate bias were investigated. Negative back gate bias could raise the influence of buried oxide defects and then degrade the device quickly. For TGFETs with ultra-narrow fin width and side gate extension, the smaller buried oxide interface area and more obvious screening effect terminate the field lines to obviate the back gate bias efficiently. The extrapolated hot-carrier lifetime encourages the TGFETs as promising sub-10nm devices.

引用

页码：82 / +

页数：2

共 50 条

[1] EVALUATION OF HOT-CARRIER DEGRADATION OF N-CHANNEL MOSFETS AT LOW GATE BIAS
MEEHAN, A
OSULLIVAN, P
HURLEY, P
MATHEWSON, A
MICROELECTRONICS JOURNAL, 1994, 25 (07) : 463 - 467
[2] HOT-CARRIER STRESS DAMAGE IN THE GATE OFF STATE IN N-CHANNEL TRANSISTORS
DOYLE, BS
MISTRY, KR
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (07) : 1774 - 1776
[3] THE INFLUENCE OF GATE EDGE SHAPE ON THE DEGRADATION IN HOT-CARRIER STRESSING OF N-CHANNEL TRANSISTORS
DOYLE, BS
BERGONZONI, C
BOUDOU, A
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (07) : 363 - 365
[4] Impact of channel width on back biasing effect in tri-gate MOSFET
Park, So Jeong
Jeon, Dae-Young
Montes, Laurent
Barraud, Sylvain
Kim, Gyu-Tae
Ghibaudo, Gerard
MICROELECTRONIC ENGINEERING, 2014, 114 : 91 - 97
[5] Characterization and Modeling of Hot Carrier Degradation in N-Channel Gate-All-Around Nanowire FETs
Gupta, Charu
Gupta, Anshul
Tuli, Shikhar
Bury, Erik
Parvais, Bertrand
Dixit, Abhisek
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (01) : 4 - 10
[6] The Influence of Gate Bias on the Anneal of Hot-Carrier Degradation
Vandemaele, Michiel
Chuang, Kai-Hsin
Bury, Erik
Tyaginov, Stanislav
Groeseneken, Guido
Kaczer, Ben
2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
[7] Temperature effects of constant bias stress on n-channel FETs with Hf-based gate dielectric
Choi, R
Lee, BH
Young, CD
Sim, JH
Bersuker, G
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2201 - 2204
[8] Temperature effects of constant bias stress on n-channel FETs with Hf-based gate dielectric
Choi, Rino
Lee, Byoung Hun
Young, Chadwin D.
Sim, Jang Hoan
Bersuker, Gennadi
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2005, 44 (4 B): : 2201 - 2204
[9] Back biasing effects in tri-gate junctionless transistors
Park, So Jeong
Jeon, Dae-Young
Montes, Laurent
Barraud, Sylvain
Kim, Gyu-Tae
Ghibaudo, Gerard
SOLID-STATE ELECTRONICS, 2013, 87 : 74 - 79
[10] Impact of strain and source/drain engineering on the low frequency noise behaviour in n-channel tri-gate FinFETs
Guo, W.
Cretu, B.
Routoure, J. -M.
Carin, R.
Simoen, E.
Mercha, A.
Collaert, N.
Put, S.
Claeys, C.
SOLID-STATE ELECTRONICS, 2008, 52 (12) : 1889 - 1894

← 1 2 3 4 5 →