New SRAM Design Using Body Bias Technique for Ultra Low Power Applications

被引：0
|
作者：
Moradi, Farshad [1 ,3 ]
Wisland, Dag T. [1 ]
Mahmoodi, Hamid [2 ]
Berg, Yngvar [1 ]
Tuan Vu Cao [1 ]
机构：
[1] Univ Oslo, Dept Informat, Nanoelect Grp, NO-0316 Oslo, Norway
[2] San Francisco State Univ, Sch Engn, San Francisco, CA 94132 USA
[3] Purdue Univ, Dept ECE, W Lafayette, IN 47907 USA
来源：
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010) | 2010年
关键词：
SRAM; Static Noise Margin; Low power; 65nm;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new SRAM design is proposed. Body biasing improves the static noise margin (SNM) improved by at least 15% compared to the standard cells. Through using this technique, lowering supply voltage is possible. This SRAM cell is working under 0.3V supply voltage offering a SNM improvement of 22% for the read cycle. Write Margin is not affected due to using body biasing technique. 65nm ST models are used for simulations.
引用
收藏
页码：468 / 471
页数：4
相关论文
共 50 条
  • [31] Ultra-low Power FinFET SRAM Cell with Improved Stability Suitable for Low Power Applications
    Birla, Shilpi
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2019, 65 (04) : 603 - 609
  • [32] High Current Efficiency Sense Amplifier Using Body-Bias Control for Ultra-Low-Voltage SRAM
    Masuda, Chotaro
    Hirose, Tetsuya
    Matsumoto, Kei
    Osaki, Yuji
    Kuroki, Nobutaka
    Numa, Masahiro
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [33] Combinational Access Tunnel FET SRAM for Ultra-Low Power Applications
    Yang, Libo
    Zhu, Jiadi
    Chen, Cheng
    Wang, Zhixuan
    Liu, Zexue
    Huang, Qianqian
    Ye, Le
    Huang, Ru
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [34] Robust TFET SRAM cell for ultra-low power IoT applications
    Ahmad, Sayeed
    Alam, Naushad
    Hasan, Mohd
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 89 : 70 - 76
  • [35] Low power and low voltage SRAM design for LDPC codes hardware applications
    Selvam, Rosalind Deena Kumari
    Senthilpari, C.
    Lini, Lee
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 332 - 335
  • [36] Ultra-low leakage SRAM design with sub-32 nm tunnel FETs for low standby power applications
    Makosiej, Adam
    Gupta, Navneet
    Vakul, Naga
    Vladimirescu, Andrei
    Cotofana, Sorin
    Mahapatra, Santanu
    Amara, Amara
    Anghel, Costin
    MICRO & NANO LETTERS, 2016, 11 (12): : 828 - 831
  • [37] Design of Advanced Subthreshold SRAM Array for Ultra-Low Power Technology
    Kim, Taehoon
    Kim, Hyunmyoung
    Chung, Yeonbae
    2018 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (ICEEE), 2018, : 329 - 333
  • [38] A low power SRAM cell design for wireless sensor network applications
    Soumitra Pal
    Subhankar Bose
    Aminul Islam
    Microsystem Technologies, 2020, 26 : 2325 - 2335
  • [39] Design of 7T Sram Cell for Low Power Applications
    Ansari, Abdul Quaiyum
    Ansari, Javed Akhtar
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [40] Design of 3.1-6.0 GHz CMOS Ultra-Wideband Low Noise Amplifier with Forward Body Bias Technique For Wireless Applications
    Ab Halim, N. F.
    Murad, S. A. Z.
    Harun, A.
    Isa, M. N. M.
    Mohyar, S. N.
    Azizan, A.
    2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (INCAPE 2019), 2020, 2203
12345