Promising directions in hardware design verification

被引：1
|
作者：
Qadeer, S [1 ]
Tasiran, S [1 ]
机构：
[1] Compaq Syst Res Ctr, Palo Alto, CA 94301 USA
来源：
PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN | 2002年
关键词：
D O I：
10.1109/ISQED.2002.996776
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Ensuring the functional correctness of hardware early in the design cycle is crucial for both economic and methodological reasons. However, current verification techniques are inadequate for industrial designs. Formal verification techniques are exhaustive but do not scale; partial verification techniques based on simulation scale well but are not exhaustive. This paper discusses promising approaches for improving the scalability of formal verification and comprehensiveness of partial verification.
引用
收藏
页码：381 / 387
页数：7
相关论文
共 50 条
  • [31] On choosing test criteria for behavioral level hardware design verification
    von Mayrhauser, A
    Chen, T
    Kok, J
    Anderson, C
    Read, A
    Hajjar, A
    IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 124 - 130
  • [32] Optimized arithmetic hardware design based on hierarchical formal verification
    Kikkeri, Nikhil
    Seidel, Peter-Michael
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 541 - 544
  • [33] Design of a hardware/software co-simulation/verification platform
    Wu, Ye
    Jiang, Hai
    Wei, Chao
    IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 488 - +
  • [34] Accessible formal verification for safety-critical hardware design
    Lach, John
    Bingham, Scott
    Elks, Carl
    Lenhart, Travis
    Nguyen, Thuy
    Salaun, Patrick
    2006 PROCEEDINGS - ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, VOLS 1 AND 2, 2006, : 29 - +
  • [35] State Space Design Cycle and Hardware in the Loop Testing and Verification
    Rahnamai, Kourosh
    Rowlands, Justin
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 603 - 606
  • [36] Hardware/software co-verification platform for EOS design
    Wang, P
    Liu, JS
    Zeng, LG
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 195 - 198
  • [37] Flexible Software to Hardware migration methodology for FPGA design and verification
    Trapaglia, Matias
    Cayssials, Ricardo
    De Pasquale, Lorenzo
    Ferro, Edgardo
    2019 X SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC (SPL), 2019, : 39 - 44
  • [38] Design, Package, and Hardware Verification of a High Voltage Current Switch
    De, Ankan
    Morgan, Adam
    Iyer, Vishnu Mahadeva
    Ke, Haotao
    Zhao, Xin
    Vechalapu, Kasunaidu
    Bhattacharya, Subhashish
    Hopkins, Douglas C.
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 295 - 302
  • [39] REPROGRAMMABLE GATE ARRAYS FOR HARDWARE ACCELERATED IC DESIGN VERIFICATION
    DICKSON, JA
    LIU, B
    PTAK, AW
    MCLEOD, RD
    MICROPROCESSORS AND MICROSYSTEMS, 1990, 14 (05) : 291 - 296
  • [40] Formal Verification of a FIFO Component in Design of Network Monitoring Hardware
    Kratochvila, Tomas
    Rehak, Vojtech
    Safranek, David
    CESNET CONFERENCE 2006: FIRST CESNET CONFERENCE ON ADVANCED COMMUNICATIONS AND GRIDS, 2006, : 151 - 160
12345