共 50 条
- [31] FPGA based Implementation of High Performance Architectural level Low Power 32-bit RISC Core [J]. 2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 53 - +
- [33] Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSP [J]. 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 137 - 142
- [34] PIRANHA BREAKS RISC MOLD WITH 16-/32-BIT CONTROLLERS [J]. COMPUTER DESIGN, 1994, 33 (13): : 82 - 82
- [35] Implementation of a 32-bit MIPS Based RISC Processor using Cadence [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
- [36] Design and Implementation of 32-bit MIPS-Based RISC Processor [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
- [37] Design and Implementation of 32-bit Functional Unit for RISC architecture applications [J]. 2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48
- [38] NEC ANNOUNCES 32-BIT RISC CHIP FOR EMBEDDED CONTROL APPLICATIONS [J]. ELECTRONICS-US, 1993, 66 (03): : 8 - 8
- [39] 32-bit RISC Processor with Floating Point Unit for DSP Applications [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2062 - 2066