0.13μm CMOS technology with optimized poly-Si/NO-oxide gate stack.

被引：0

作者：

Kubicek, S ^{[1
]}

Jansen, P ^{[1
]}

Badenes, G ^{[1
]}

Schaekers, M ^{[1
]}

Koldyaev, V ^{[1
]}

Deferm, L ^{[1
]}

De Meyer, K ^{[1
]}

机构：

[1] IMEC, B-3001 Heverlee, Belgium

来源：

ULSI PROCESS INTEGRATION | 1999年 / 99卷 / 18期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A 0.13 mu m CMOS technology with an optimized poly-Si / NO-oxide gate stack is presented. Trade-off's between NO-oxide and pure SiO2 and between B and BF2 as HDD dopants are analyzed. The effect of various NO-oxides on nMOS and pMOS transistor characteristics is clearly demonstrated and explained. It is shown that careful optimization of the channel, S/D extensions and HALO's provides efficient SCE (short channel effect) suppression down to 0.13 mu m poly lengths (as measured by SEM after the dry poly etch). Flat V-T=f(L-poly) characteristics with drive currents of 630 mu A/mu m and 330 mu A/mu m (off state currents less than 1nA/mu m) measured at V-DD=1.5V for nMOS and pMOS respectively are achieved.

引用

页码：193 / 202

页数：10

共 50 条

[21] JUNCTION FORMATION AND POLY-SI DOPING FOR SCALED SUBMICRON CMOS TECHNOLOGY
OSBURN, CM
CHEVACHAROENKUL, S
MCGUIRE, GE
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1992, 139 (08) : 2287 - 2298
[22] A 0.13 μm poly-SiGe gate CMOS technology for low-voltage mixed-signal applications
Ponomarev, YV
Stolk, PA
Dachs, CJJ
Montree, AH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) : 1507 - 1513
[23] High quality ultra thin CVD HfO2 gate stack with poly-Si gate electrode
Lee, SJ
Luan, HF
Bai, WP
Lee, CH
Jeon, TS
Senzaki, Y
Roberts, D
Kwong, DL
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 31 - 34
[24] NEW MoSi2/THIN POLY-Si GATE PROCESS TECHNOLOGY WITHOUT DIELECTRIC DEGRADATION OF A GATE OXIDE.
Fukumoto, Masanori
Shinohara, Akihira
Okada, Shozo
Kugimiya, Koichi
IEEE Transactions on Electron Devices, 1984, ED-31 (10) : 1432 - 1439
[25] Integration technology of polymetal (W/WSiN/Poly-Si) dual gate CMOS for 1Gbit DRAMs and beyond
Hiura, Y
Azuma, A
Nakajima, K
Akasaka, Y
Miyano, K
Nitta, H
Honjo, A
Tsuchida, K
Toyoshima, Y
Suguro, K
Kohyama, Y
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 389 - 392
[26] The influence of poly-Si/SiGe gate in CMOS transistors for RF and microwave circuit applications
Jimenez, H. G.
Manera, L. T.
Rautemberg, M. F.
Diniz, J. A.
Doi, I.
Tatsch, P. J.
Figueroa, H. E.
Swart, J. W.
PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 7, NO 2, 2010, 7 (02): : 440 - 443
[27] Degradation of nitride/W/WNx/poly-Si gate stack by post-thermal processes
Cho, HJ
Jang, SA
Kim, YS
Lim, KY
Ou, JG
Lee, JH
Park, TS
Back, TS
Yang, JM
Yang, HS
Sohn, HC
Kim, JW
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2221 - 2224
[28] Impact of Al or Poly-Si gate electrodes and oxide thickness on gate oxide integrity and leakage site observations
Tamatsuka, M
Kimura, M
Oka, S
Rozgonyi, GA
PROCEEDINGS OF THE FOURTH INTERNATIONAL SYMPOSIUM ON HIGH PURITY SILICON, 1996, 96 (13): : 345 - 356
[29] Low power device technology with SiGe channel, HNON, and poly-Si gate
Wang, HCH
Chen, SJ
Wang, MF
Tsai, PY
Tsai, CW
Wang, TW
Ting, SM
Hou, TH
Lim, PS
Lin, HJ
Jin, Y
Tao, HJ
Chen, SC
Diaz, CH
Liang, MS
Hu, CM
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 161 - 164
[30] A novel sub-50 nm poly-Si gate patterning technology
Zhang, SD
Chan, MS
Han, RQ
Liu, XY
Guan, XD
Li, T
Zhang, DC
IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 841 - 843

← 1 2 3 4 5 →