Inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array VLSI

被引：1

作者：

Kato, Shinichi ^{[1
]}

Watanabe, Minoru ^{[1
]}

机构：

[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan

来源：

PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY | 2008年

关键词：

D O I：

10.1109/FPT.2008.4762422

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a novel inversion / non-inversion zero-overhead dynamic optically reconfigurable gate array that can extract good factors from architectures of both optically differential reconfigurable gate arrays and dynamic optically reconfigurable gate arrays. A full VLSI design using a 0.35 mu m CMOS process technology is presented. Based on that presentation, three factors are discussed: gate density; reconfiguration frequency per unit of laser power, optical power consumption.

引用

页码：377 / 380

页数：4

共 37 条

[31] 0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI
Watanabe, Takahiro
Watanabe, Minoru
2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 308 - 313
[32] MEMS Dynamic Optically Reconfigurable Gate Array Usable under a Space Radiation Environment
Seto, Daisaku
Watanabe, Minoru
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 134 - 144
[33] An 11,424 gate-count dynamic optically reconfigurable gate array with a photodiode memory architecture
Seto, Daisaku
Watanabe, Minoru
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 117 - 118
[34] Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL
Seto, Daisaku
Watanabe, Minoru
2008 IEEE/SICE INTERNATIONAL SYMPOSIUM ON SYSTEM INTEGRATION, 2008, : 95 - 99
[35] Dynamic optically reconfigurable gate array very large-scale integration with partial reconfiguration capability
Seto, Daisaku
Nakajima, Mao
Watanabe, Minoru
APPLIED OPTICS, 2010, 49 (36) : 6986 - 6994
[36] A 1.15 Grad total-ionizing-dose tolerant parallel-operation-oriented optically reconfigurable gate array VLSI
Fujimori, Takumi
Watanabe, Minoru
2019 IEEE 6TH INTERNATIONAL WORKSHOP ON METROLOGY FOR AEROSPACE (METROAEROSPACE), 2019, : 149 - 153
[37] Fault tolerance of a dynamic optically reconfigurable gate array with a one-time writable volume holographic memory
Mabuchi, Takayuk
Miyashiro, Kenji
Watanabe, Minoru
Ogiwara, Akifumi
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 917 - +

← 1 2 3 4 →