Inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array VLSI

被引：1

作者：

Kato, Shinichi ^{[1
]}

Watanabe, Minoru ^{[1
]}

机构：

[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan

来源：

PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY | 2008年

关键词：

D O I：

10.1109/FPT.2008.4762422

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a novel inversion / non-inversion zero-overhead dynamic optically reconfigurable gate array that can extract good factors from architectures of both optically differential reconfigurable gate arrays and dynamic optically reconfigurable gate arrays. A full VLSI design using a 0.35 mu m CMOS process technology is presented. Based on that presentation, three factors are discussed: gate density; reconfiguration frequency per unit of laser power, optical power consumption.

引用

页码：377 / 380

页数：4

共 37 条

[21] A 476-gate-count dynamic optically reconfigurable gate array VLSI chip in a standard 0.35μm CMOS technology
Watanabe, Minoru
Kobayashi, Fuminori
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 108 - +
[22] A dynamic optically reconfigurable gate array using a blue laser
Kubota, Takayuki
Watanabe, Minoru
2013 IEEE 4TH INTERNATIONAL CONFERENCE ON PHOTONICS (ICP), 2013, : 129 - 131
[23] A sixteen-context dynamic optically reconfigurable gate array
Nakajima, Mao
Watanabe, Minoru
PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, : 120 - 125
[24] Fiber remote configuration for a dynamic optically reconfigurable gate array
Ueno, Yumiko
Watanabe, Minoru
2010 15TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2010, : 250 - 251
[25] Design of an Optically Differential Reconfigurable Gate Array VLSI chip with optically and electrically controlled logic blocks
Watanabe, M
Kobayashi, F
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 287 - 288
[26] Total-ionizing-dose tolerance analysis of an optically reconfigurable gate array VLSI
Watanabe, Minoru
2015 IEEE INTERNATIONAL CONFERENCE ON SPACE OPTICAL SYSTEMS AND APPLICATIONS (ICSOS), 2015,
[27] Total-ionizing-dose tolerance analysis of an optically reconfigurable gate array VLSI
Watanabe, Minoru
2015 IEEE INTERNATIONAL CONFERENCE ON AEROSPACE ELECTRONICS AND REMOTE SENSING TECHNOLOGY (ICARES), 2015,
[28] A 603 Mrad total-ionizing-dose tolerance optically reconfigurable gate array VLSI
Fujimori, Takumi
Watanabe, Minoru
2018 INTERNATIONAL CONFERENCE ON SIGNALS AND SYSTEMS (ICSIGSYS), 2018, : 249 - 254
[29] Recovery method for a laser array failure on Dynamic Optically Reconfigurable Gate Arrays
Seto, Daisaku
Watanabe, Minoru
2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 411 - 419
[30] A high-density optically reconfigurable gate array using dynamic method
Watanabe, M
Kobayashi, F
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 261 - 269

← 1 2 3 4 →