A Domain Specific Interconnect for Reconfigurable Computing

被引：0
|
作者：
Rajopadhye, Sanjay [1 ]
Gautam [1 ]
Renganarayana, Lakshminarayanan
机构：
[1] Colorado State Univ, Ft Collins, CO 80523 USA
来源：
LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS | 2008年
关键词：
FPGA; coarse grain reconfiguration; silicon compilation;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Affine Control Loops (ACLs) occur frequently in data- and compute-intensive applications. Implementing ACLs directly on dedicated hardware has the potential for spectacular performance improvement in area, time and energy. An important challenge for such direct hardware compilation of ACLs is the interconnection between the different processing elements, which may be non-local as well as dynamic. We propose a generic, reconfigurable interconnection fabric which can realize the data-path of any ACL and be dynamically reconfigured in constant time. We have applied for a patent for this technology.
引用
收藏
页码：79 / 88
页数：10
相关论文
共 50 条
  • [21] Domain-Specific Languages in Scientific Computing
    Hinsen, Konrad
    COMPUTING IN SCIENCE & ENGINEERING, 2018, 20 (01) : 88 - 92
  • [22] Overview of Center for Domain-Specific Computing
    Cong, Jason
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2011, 26 (04) : 632 - 635
  • [23] Minimizing interconnect length on reconfigurable meshes
    Jigang Wu
    Thambipillai Srikanthan
    Kai Wang
    Frontiers of Computer Science in China, 2009, 3 : 315 - 321
  • [24] COMPACT, RECONFIGURABLE INTERCONNECT USES HOLOGRAMS
    BAINS, S
    LASER FOCUS WORLD, 1994, 30 (07): : 39 - 40
  • [25] A reconfigurable optical interconnect system for DSAG
    Li, L
    Cao, Z
    Chen, MY
    Fan, JP
    PDCAT 2005: Sixth International Conference on Parallel and Distributed Computing, Applications and Technologies, Proceedings, 2005, : 31 - 33
  • [26] A dynamically reconfigurable interconnect for array processors
    John, LK
    John, E
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 150 - 157
  • [27] An adaptive, reconfigurable interconnect for computational clusters
    Shafarenko, A
    Vasekin, V
    FIRST IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, 2001, : 229 - 236
  • [28] A Heterogeneous Cache Distribution with Reconfigurable Interconnect
    Pattabiraman, Aishwariya
    Avakian, Annie
    Vemuri, Ranga
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 271 - 276
  • [29] Reconfigurable computing
    Bhatia, D
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 356 - 359
  • [30] Reconfigurable computing
    Gook, R
    PARALLEL PROGRAMMING AND JAVA, 1997, 50 : 87 - 87
12345