StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network

被引:26
|
作者
Chen, Gang [1 ]
Ling, Yehua [1 ]
He, Tao [2 ]
Meng, Haitao [2 ]
He, Shengyu [2 ]
Zhang, Yu [1 ]
Huang, Kai [1 ]
机构
[1] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou 510275, Peoples R China
[2] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China
基金
中国国家自然科学基金;
关键词
Binary neural network; FPGA accelerator; high-quality stereo estimation; real-time; ACCURATE;
D O I
10.1109/TCAD.2020.3012864
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Stereo estimation is essential to many applications such as mobile autonomous robots, most of which ask for real-time response, high energy, and storage efficiency. Deep neural networks (DNNs) have shown to yield significant gains in improving accuracy. However, these DNN-based algorithms are challenging to be deployed on energy and resource-constrained devices due to the high computational complexities of DNNs. In this article, we present StereoEngine, a fully pipelined end-to-end stereo vision accelerator that computes accurate dense depth in a real-time and energy-efficient manner. An efficient stereo algorithm is developed and optimized for a high-quality hardware-friendly implementation, that leverages binary neural network (BNN) to learn discriminative binary descriptors to improve the disparity. The design of StereoEngine is a standalone DNN-based stereo vision system where all processing procedures are implemented on a hardware platform. The effectiveness of StereoEngine is evaluated by comprehensive experiments. Compared with software-based implementations on the high-end and embedded Nvidia GPUs, StereoEngine achieves up to 3x, 13x, and 50x speedups, as well as up to 211x, 58x, and 73x energy efficiency improvement, respectively. Furthermore, StereoEngine achieves leading accuracy when compared to state-of-the-art hardware implementations on the challenging KITTI dataset.
引用
收藏
页码:4179 / 4190
页数:12
相关论文
共 50 条
  • [1] Lite-Stereo: A Resource-Efficient Hardware Accelerator for Real-Time High-Quality Stereo Estimation Using Binary Neural Network
    Ling, Yehua
    He, Tao
    Zhang, Yu
    Meng, Haitao
    Huang, Kai
    Chen, Gang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (12) : 5357 - 5366
  • [2] Real-time High-quality Stereo Vision System in FPGA
    Wang, Wenqiang
    Yan, Jing
    Xu, Ningyi
    Wang, Yu
    Hsu, Feng-Hsiung
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 358 - 361
  • [3] Real-Time High-Quality Stereo Vision System in FPGA
    Wang, Wenqiang
    Yan, Jing
    Xu, Ningyi
    Wang, Yu
    Hsu, Feng-Hsiung
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2015, 25 (10) : 1696 - 1708
  • [4] Design of an FPGA-Based High-Quality Real-Time Autonomous Dehazing System
    Lee, Seungmin
    Ngo, Dat
    Kang, Bongsoon
    REMOTE SENSING, 2022, 14 (08)
  • [5] GPU-Accelerated Real-Time Stereo Estimation With Binary Neural Network
    Chen, Gang
    Meng, Haitao
    Liang, Yucheng
    Huang, Kai
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (12) : 2896 - 2907
  • [6] An FPGA-based accelerator for multiple real-time template matching
    Albuquerque, Erika S.
    Ferreira, Antonyus P. A.
    Silva, Joao G. M.
    Barbosa, Joao P. F.
    Carlos, Renato L. M.
    Albuquerque, Djeefther S.
    Barros, Edna N. S.
    2016 29TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2016,
  • [7] FPGA-Based Reconfigurable Unit for Real-Time Power Quality Index Estimation
    Lopez-Ramirez, Misael
    Ledesma-Carrillo, Luis M.
    Martinez-Herrera, Ana L.
    Cabal-Yepez, Eduardo
    Miranda-Vidales, Homero
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [8] Design of Real-Time FPGA-based Embedded System for Stereo Vision
    Perri, Stefania
    Frustaci, Fabio
    Spagnolo, Fanny
    Corsonello, Pasquale
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [9] A Real-Time FPGA-based Solution for Binary Image Thinning
    Davalle, Daniele
    Carnevale, Berardino
    Saponara, Sergio
    Fanucci, Luca
    Terreni, Pierangelo
    APPLICATIONS IN ELECTRONICS PERVADING INDUSTRY, ENVIRONMENT AND SOCIETY, APPLEPIES 2014, 2016, 351 : 169 - 174
  • [10] A High-Efficiency FPGA-Based Accelerator for Binarized Neural Network
    Guo, Peng
    Ma, Hong
    Chen, Ruizhi
    Wang, Donglin
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28