Die attach thermal monitoring of IGBT devices

被引:2
|
作者
Masana, F. N. [1 ]
机构
[1] Univ Politecn Cataluna, MNT Grp, Dept Elect Engn, ES-08034 Barcelona, Spain
关键词
thermal impedance; bondline thickness; thermal phase shift; characteristic length;
D O I
10.1109/MIXDES.2006.1706613
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Die attach contribution to total thermal resistance can be a significant part of its final value. Material choice, bondline thickness, voiding and interface delamination are some of the key factors affecting attachment quality, while process variations may seriously impair the final heat transfer characteristics of finished devices. In this work, we introduce a fast method to monitor die attach interface in finished devices. The measurements are performed onto IGBT's, although the method may be used on any bipolar device by correct choice of measurement setup.
引用
收藏
页码:421 / 424
页数:4
相关论文
共 50 条
  • [41] Thermal management of high power LEDs: Impact of die attach materials
    You, J. P.
    He, Y.
    Shi, F. G.
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 239 - 242
  • [42] Assessment of Die Attach Quality by Analysis of Circuit Thermal Response Spectrum
    Janicki, M.
    Vermeersch, B.
    Banaszczyk, J.
    Kaminski, M.
    De Mey, G.
    Napieralski, A.
    14TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATION OF ICS AND SYSTEMS, 2008, : 43 - +
  • [43] The effect of die attach layer delamination on the thermal performance of plastic packages
    Chowdhury, A
    Guenin, B
    Woo, C
    Kim, S
    Lee, S
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1140 - 1147
  • [44] Estimation of thermal resistance distributions for die-attach testing in microelectronics
    Feuillet, V.
    Jarny, Y.
    Scudeller, Y.
    INVERSE PROBLEMS IN SCIENCE AND ENGINEERING, 2007, 15 (07) : 715 - 742
  • [45] The effect of die attach voiding on the thermal resistance of chip level packages
    Fleischer, AS
    Chang, LH
    Johnson, BC
    MICROELECTRONICS RELIABILITY, 2006, 46 (5-6) : 794 - 804
  • [46] Thermal cycling analysis of high temperature die-attach materials
    Navarro, L. A.
    Perpina, X.
    Vellvehi, M.
    Banu, V.
    Jorda, X.
    MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 2314 - 2320
  • [47] Thermal Management on IGBT Power Electronic Devices and Modules
    Qian, Cheng
    Gheitaghy, Amir Mirza
    Fan, Jiajie
    Tang, Hongyu
    Sun, Bo
    Ye, Huaiyu
    Zhang, Guoqi
    IEEE ACCESS, 2018, 6 : 12868 - 12884
  • [48] Study on lifetime prediction considering fatigue accumulative effect for die-attach solder layer in an IGBT module
    Lai, Wei
    Chen, Minyou
    Ran, Li
    Xu, Shengyou
    Pan, Liang-ming
    Alatise, Olayiwola
    Mawby, Philip
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2018, 13 (04) : 613 - 621
  • [49] Experimental Investigation on the Effects of Narrow Junction Temperature Cycles on Die-Attach Solder Layer in an IGBT Module
    Lai, Wei
    Chen, Minyou
    Ran, Li
    Xu, Shengyou
    Jiang, Nan
    Wang, Xuemei
    Alatise, Olayiwola
    Mawby, Philip
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (02) : 1431 - 1441
  • [50] Die attach process monitoring through multivariate statistical process control technique
    Gao, Jian
    Liu, Changhong
    Deng, Haixiang
    Chen, Xin
    Lin, Guolu
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 621 - +