Estimation of thermal resistance distributions for die-attach testing in microelectronics

被引:1
|
作者
Feuillet, V. [1 ]
Jarny, Y.
Scudeller, Y.
机构
[1] CNRS, UMR 6607, Lab Thermocinet, F-75700 Paris, France
[2] Univ Nantes, Ecole Polytech, Lab Genie Mat & Procedes Assoc, F-44306 Nantes 3, France
关键词
inverse heat conduction; microelectronics; defect detection; distribution estimation;
D O I
10.1080/17415970701198431
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the present study, a steady-state inverse heat conduction problem is solved by using the conjugate gradient method to estimate the two-dimensional thermal resistance distribution of die-attach materials. The thermal performance of such interface materials is crucial for reliability issues in microelectronics. The spatial distribution of the thermal resistance is obtained from temperature measurements on the upper face of a semiconductor chip. Numerical experiments are performed by simulating infrared thermography measurements. The heat source configuration on the semiconductor chip and the measurement errors are investigated. Finally, the inverse algorithm is improved to decrease the computation time of the identification and to determine the refinement level of the searched distribution.
引用
收藏
页码:715 / 742
页数:28
相关论文
共 50 条
  • [1] Precision measurement and mapping of die-attach thermal resistance
    Kurabayashi, K
    Goodson, KE
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1998, 21 (03): : 506 - 514
  • [2] Reliability Testing the Die-Attach of CPV Cell Assemblies
    Bosco, Nick
    Sweet, Cassi
    Kurtz, Sarah
    [J]. 2009 34TH IEEE PHOTOVOLTAIC SPECIALISTS CONFERENCE, VOLS 1-3, 2009, : 1163 - 1168
  • [3] ADVANCES IN EPOXY DIE-ATTACH
    DAVID, RFS
    [J]. SOLID STATE TECHNOLOGY, 1975, 18 (09) : 40 - 44
  • [4] Thermal cycling analysis of high temperature die-attach materials
    Navarro, L. A.
    Perpina, X.
    Vellvehi, M.
    Banu, V.
    Jorda, X.
    [J]. MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 2314 - 2320
  • [5] High Thermal Die-Attach Paste Development for Analog Devices
    Higaki, Kiichiro
    Takahashi, Toru
    Ono, Akinori
    Koike, Daisuke
    Hori, Masahiko
    Kusaka, Keiichi
    Nishi, Takayuki
    Mori, Takeshi
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1414 - 1421
  • [6] Effects of Die-Attach Voids on the Thermal Impedance of Power Electronic Packages
    Singh, Sujay
    Hao, Jifa
    Hoffman, Daniel
    Dixon, Thomas
    Zedolik, Andrew
    Fazio, Joe
    Kopley, Thomas E.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1608 - 1616
  • [7] Thermal Cycling of Sintered Silver (Ag) Joint as Die-Attach Material
    Siow, K. S.
    Chua, S. T.
    [J]. JOM, 2019, 71 (09) : 3066 - 3075
  • [8] Thermal Cycling of Sintered Silver (Ag) Joint as Die-Attach Material
    K. S. Siow
    S. T. Chua
    [J]. JOM, 2019, 71 : 3066 - 3075
  • [9] High temperature die-attach effects on die stresses
    Lin, ST
    Benoit, JT
    Grzybowski, RR
    Zou, YD
    Suhling, JC
    Jaeger, RC
    [J]. 1998 FOURTH INTERNATIONAL HIGH TEMPERATURE ELECTRONICS CONFERENCE, 1998, : 61 - 67
  • [10] MANUFACTURING STRESSES IN THE DIE DUE TO THE DIE-ATTACH PROCESS
    TSAO, PH
    VOLOSHIN, AS
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1995, 18 (01): : 201 - 205