Coupling capacitance in through-silicon vias: non-homogeneous medium effect

被引:3
|
作者
Ramadan, T. [1 ,3 ]
Yahya, E. [2 ,4 ]
Ismail, Y. [2 ]
Dessouky, M. [1 ,3 ]
机构
[1] Mentor Graph Corp, Cairo, Egypt
[2] Zewail Univ Sci & Technol ZC, Amer Univ Cairo, Ctr Nanoelect & Devices, Cairo, Egypt
[3] Ain Shams Univ, Fac Engn, Cairo, Egypt
[4] Benha Univ, Fac Engn, Banha, Egypt
关键词
D O I
10.1049/el.2015.3141
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To extract the coupling capacitance between any two neighbouring through-silicon vias (TSVs) in three-dimensional integrated circuits, most publications use the relation between the inductance matrix and the capacitance matrix (per unit length). However, this relation is based on a homogeneous surrounding medium assumption. It is shown that the previous assumption is inaccurate due to the fact that each TSV is actually surrounded by a non-homogeneous medium (silicon and silicon dioxide materials). The theory behind this claim is provided and validated using ANSYS Q3D. The percentage error in coupling capacitance between the Q3D extraction results and the homogeneous medium model results can reach 70%.
引用
收藏
页码:152 / 153
页数:2
相关论文
共 50 条
  • [1] An Analytical Capacitance Model for Through-Silicon Vias in Floating Silicon Substrate
    Weerasekera, Roshan
    Katti, Guruprasad
    Dutta, Rahul
    Zhang, Songbai
    Chang, Ka Fai
    Zhou, Jun
    Bhattacharya, Surya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1182 - 1188
  • [2] Impact of Nonlinear MOS Capacitance Effect on Transient Analysis of Interposer Through-Silicon Vias
    Zheng, J.
    Gao, X.
    Zhao, W. -S.
    Wang, G.
    2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2160 - 2163
  • [3] Closed-Form Expressions for the Capacitance of Tapered Through-Silicon Vias
    Su, Jinrong
    Zhang, Wenmei
    2015 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS (IMWS-AMP), 2015, : 369 - 372
  • [4] Tutorial on forming through-silicon vias
    Burkett, Susan L.
    Jordan, Matthew B.
    Schmitt, Rebecca P.
    Menk, Lyle A.
    Hollowell, Andrew E.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2020, 38 (03):
  • [5] Process integration for through-silicon vias
    Spiesshoefer, S
    Rahman, Z
    Vangara, G
    Polamreddy, S
    Burkett, S
    Schaper, L
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2005, 23 (04): : 824 - 829
  • [6] Coupling Capacitance Extraction in Through-Silicon Via (TSV) Arrays
    Ramadan, Tarek
    Yahya, Eslam
    Dessouky, Mohamed
    Ismail, Yehea
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 470 - 473
  • [7] Test Structures for Characterization of Through-Silicon Vias
    Stucchi, Michele
    Perry, Daniel
    Katti, Guruprasad
    Dehaene, Wim
    Velenis, Dimitrios
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (03) : 355 - 364
  • [8] Wire-bonded through-silicon vias with low capacitive substrate coupling
    Fischer, A. C.
    Grange, M.
    Roxhed, N.
    Weerasekera, R.
    Pamunuwa, D.
    Stemme, G.
    Niklaus, F.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (08)
  • [9] Air-Gap Through-Silicon Vias
    Huang, Cui
    Chen, Qianwen
    Wang, Zheyao
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) : 441 - 443
  • [10] Through-Silicon Vias: Drivers, Performance, and Innovations
    Thadesar, Paragkumar A.
    Gu, Xiaoxiong
    Alapati, Ramakanth
    Bakir, Muhannad S.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 1009 - 1019