Compact Delay Test Generation with a Realistic Low Cost Fault Coverage Metric

被引：3

作者：

Wang, Zheng ^{[1
]}

Walker, D. M. H. ^{[1
]}

机构：

[1] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA

来源：

2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2009年

关键词：

D O I：

10.1109/VTS.2009.55

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a realistic low cost fault coverage metric targeting both global and local delay faults. It suggests the test strategy of generating a different number of the longest paths for each line in the circuit while maintaining high fault coverage. This metric has been integrated into the CodGen ATPG tool. Experimental results show significant reductions in test generation time and vector count on ISCAS89 and industry designs.

引用

页码：59 / 64

页数：6

共 50 条

[41] Output Hazard-Free Transition Delay Fault Test Generation
Menon, Sreekumar
Singh, Adit D.
Agrawal, Vishwani
2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 97 - +
[42] Deterministic delay fault BIST using adjacency test pattern generation
Namba, K
Ito, H
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (09): : 2135 - 2142
[43] DELAY-FAULT COVERAGE, TEST SET SIZE, AND PERFORMANCE TRADE-OFFS
LAM, WK
SALDANHA, A
BRAYTON, RK
SANGIOVANNIVINCENTELLI, AL
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) : 32 - 44
[44] Simulation-based Internal Variable Range coverage metric and test generation model
Cheng, Xueqi
Hsiao, Michael S.
PROCEEDINGS OF THE 10TH IASTED INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND APPLICATIONS, 2006, : 352 - +
[45] LFSR generation for high test coverage and low hardware overhead
Martinez, Antonio Leonel Hernandez
Kursheed, Saqib
Reddy, Sudhakar Mannapuram
IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (01): : 27 - 36
[46] Test generation at the algorithm-level for gate-level fault coverage
Bareisa, Eduardas
Jusas, Vadus
Motiejunas, Kestutis
Seinauskas, Rimantas
MICROELECTRONICS RELIABILITY, 2008, 48 (07) : 1093 - 1101
[47] An efficient test generation for multiple fault coverage of two-rail checkers
Pang, JCW
Wong, MWT
Lee, YS
INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (06) : 837 - 848
[48] Fault coverage and fault efficiency of transistor shorts using gate-level simulation and test generation
Higami, Yoshinobu
Saluja, Kewal K.
Takahashi, Hiroshi
Takamatsu, Yuzo
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 781 - +
[49] Scalable Delay Fault BIST for Use with Low-Cost ATE
Ilia Polian
Bernd Becker
Journal of Electronic Testing, 2004, 20 : 181 - 197
[50] Scalable delay fault BIST for use with low-cost ATE
Polian, I
Becker, B
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (02): : 181 - 197

← 1 2 3 4 5 →