Compact Delay Test Generation with a Realistic Low Cost Fault Coverage Metric

被引：3

作者：

Wang, Zheng ^{[1
]}

Walker, D. M. H. ^{[1
]}

机构：

[1] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA

来源：

2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2009年

关键词：

D O I：

10.1109/VTS.2009.55

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a realistic low cost fault coverage metric targeting both global and local delay faults. It suggests the test strategy of generating a different number of the longest paths for each line in the circuit while maintaining high fault coverage. This metric has been integrated into the CodGen ATPG tool. Experimental results show significant reductions in test generation time and vector count on ISCAS89 and industry designs.

引用

页码：59 / 64

页数：6

共 50 条

[21] A low-cost compact metric adaptive optics system
Mansell, Justin D.
Henderson, Brian
Wiesner, Brennen
Praus, Robert
Coy, Steve
ADVANCED WAVEFRONT CONTROL: METHODS, DEVICES, AND APPLICATIONS V, 2007, 6711
[22] Improving the Functional Test Delay Fault Coverage: A Microprocessor Case Study
Touati, A.
Bosio, A.
Girard, P.
Virazel, A.
Bernardi, P.
Reorda, M. Sonza
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 731 - 736
[23] Delay fault coverage enhancement using multiple test observation times
Jone, WB
Ho, YP
Das, SR
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 106 - 110
[24] Automatic test pattern generation for improving the fault coverage of microprocessors
Hirase, Junichi
Yoshimura, Shinichi
Sezaki, Tomohisa
Proceedings of the Asian Test Symposium, 1999, : 13 - 19
[25] MIXED LEVEL TEST-GENERATION FOR HIGH FAULT COVERAGE
HUBNER, U
HINSEN, H
HOFEBAUER, M
VIERHAUS, HT
MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 791 - 796
[26] Cost evaluation of coverage directed test generation for the IBM mainframe
Nativ, G
Mittermaier, S
Ur, S
Ziv, A
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 793 - 802
[27] A new test pattern generation method for delay fault testing
Cremoux, S
Fagot, C
Girard, P
Landrault, C
Pravossoudovitch, S
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 296 - 301
[28] Enhancing delay fault coverage through low power segmented scan
Zhang, Zhuo
Reddy, Sudhakar M.
Pomeranz, Irith
Rajski, Janusz
Al-Hashimi, Bashir M.
ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 21 - +
[29] On test set generation for efficient path delay fault diagnosis
Tekumalla, Ramesh C.
Proceedings of the IEEE VLSI Test Symposium, 2000, : 343 - 348
[30] FSimGEO: A test generation method for path delay fault test using fault simulation and genetic optimization
Sun, YH
Wu, QF
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 225 - 229

← 1 2 3 4 5 →