共 50 条
- [1] Improving Test Pattern Generation in Presence of Unknown Values beyond Restricted Symbolic Logic [J]. 2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
- [2] Accurate QBF-based Test Pattern Generation in Presence of Unknown Values [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 436 - 441
- [4] Automatic test pattern generation for IDDQ faults based upon symbolic simulation [J]. 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 94 - 98
- [6] Test pattern and test configuration generation methodology for the logic of RAM-based FPGA [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 254 - 259
- [7] Symbolic test generation using a temporal logic with constrained events [J]. FORMAL METHODS AND HYBRID REAL-TIME SYSTEMS, 2007, 4700 : 467 - +
- [8] Test generation based on symbolic specifications [J]. FORMAL APPROACHES TO SOFTWARE TESTING, 2005, 3395 : 1 - 15
- [9] Enhancing Symbolic Execution of Heap-Based Programs with Separation Logic for Test Input Generation [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS (ATVA 2019), 2019, 11781 : 209 - 227
- [10] AC TEST PATTERN GENERATION FOR SEQUENTIAL LOGIC. [J]. IBM Technical Disclosure Bulletin, 1974, 16 (08): : 2439 - 2441