Test Pattern Generation in Presence of Unknown Values Based on Restricted Symbolic Logic

被引:0
|
作者
Erb, Dominik [1 ]
Scheibler, Karsten [1 ]
Kochte, Michael A. [2 ]
Sauer, Matthias [1 ]
Wunderlich, Hans-Joachim [2 ]
Becker, Bernd [1 ]
机构
[1] Univ Freiburg, Georges Kohler Allee 51, D-79110 Freiburg, Germany
[2] Univ Stuttgart, D-70569 Stuttgart, Germany
关键词
SAT; QBF; test generation; ATPG; Unknown values; Restricted symbolic logic;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test generation algorithms based on standard n-valued logic algebras are pessimistic in presence of unknown (X) values, overestimate the number of signals with X-values and underestimate fault coverage. Recently, an ATPG algorithm based on quantified Boolean formula (QBF) has been presented, which is accurate in presence of X-values but has limits with respect to runtime, scalability and robustness. In this paper, we consider ATPG based on restricted symbolic logic (RSL) and demonstrate its potential. We introduce a complete RSL ATPG exploiting the full potential of RSL in ATPG. Experimental results demonstrate that RSL ATPG significantly increases fault coverage over classical algorithms and provides results very close to the accurate QBF-based algorithm. An optimized version of RSL ATPG (together with accurate fault simulation) is up to 618x faster than the QBF-based solution, more scalable and more robust.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Improving Test Pattern Generation in Presence of Unknown Values beyond Restricted Symbolic Logic
    Scheibler, Karsten
    Erb, Dominik
    Becker, Bernd
    [J]. 2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
  • [2] Accurate QBF-based Test Pattern Generation in Presence of Unknown Values
    Hillebrecht, Stefan
    Kochte, Michael A.
    Erb, Dominik
    Wunderlich, Hans-Joachim
    Becker, Bernd
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 436 - 441
  • [3] Accurate QBF-Based Test Pattern Generation in Presence of Unknown Values
    Erb, Dominik
    Kochte, Michael A.
    Reimer, Sven
    Sauer, Matthias
    Wunderlich, Hans-Joachim
    Becker, Bernd
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (12) : 2025 - 2038
  • [4] Automatic test pattern generation for IDDQ faults based upon symbolic simulation
    RibasXirgo, L
    CarrabinaBordoll, J
    [J]. 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 94 - 98
  • [5] TEST PATTERN GENERATION FOR CMOS TERNARY LOGIC
    ROZON, C
    MOUFTAH, HT
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 65 (02) : 155 - 163
  • [6] Test pattern and test configuration generation methodology for the logic of RAM-based FPGA
    Renovell, M
    Portal, JM
    Figueras, J
    Zorian, Y
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 254 - 259
  • [7] Symbolic test generation using a temporal logic with constrained events
    Liu, Daguang
    Wu, Peng
    Lin, Huimin
    [J]. FORMAL METHODS AND HYBRID REAL-TIME SYSTEMS, 2007, 4700 : 467 - +
  • [8] Test generation based on symbolic specifications
    Frantzen, L
    Tretmans, J
    Willemse, TAC
    [J]. FORMAL APPROACHES TO SOFTWARE TESTING, 2005, 3395 : 1 - 15
  • [9] Enhancing Symbolic Execution of Heap-Based Programs with Separation Logic for Test Input Generation
    Pham, Long H.
    Le, Quang Loc
    Phan, Quoc-Sang
    Sun, Jun
    Qin, Shengchao
    [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS (ATVA 2019), 2019, 11781 : 209 - 227
  • [10] AC TEST PATTERN GENERATION FOR SEQUENTIAL LOGIC.
    Chao, C.C.
    [J]. IBM Technical Disclosure Bulletin, 1974, 16 (08): : 2439 - 2441