Test Pattern Generation in Presence of Unknown Values Based on Restricted Symbolic Logic

被引:0
|
作者
Erb, Dominik [1 ]
Scheibler, Karsten [1 ]
Kochte, Michael A. [2 ]
Sauer, Matthias [1 ]
Wunderlich, Hans-Joachim [2 ]
Becker, Bernd [1 ]
机构
[1] Univ Freiburg, Georges Kohler Allee 51, D-79110 Freiburg, Germany
[2] Univ Stuttgart, D-70569 Stuttgart, Germany
关键词
SAT; QBF; test generation; ATPG; Unknown values; Restricted symbolic logic;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test generation algorithms based on standard n-valued logic algebras are pessimistic in presence of unknown (X) values, overestimate the number of signals with X-values and underestimate fault coverage. Recently, an ATPG algorithm based on quantified Boolean formula (QBF) has been presented, which is accurate in presence of X-values but has limits with respect to runtime, scalability and robustness. In this paper, we consider ATPG based on restricted symbolic logic (RSL) and demonstrate its potential. We introduce a complete RSL ATPG exploiting the full potential of RSL in ATPG. Experimental results demonstrate that RSL ATPG significantly increases fault coverage over classical algorithms and provides results very close to the accurate QBF-based algorithm. An optimized version of RSL ATPG (together with accurate fault simulation) is up to 618x faster than the QBF-based solution, more scalable and more robust.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Sequential fault modeling and test pattern generation for CMOS iterative logic arrays
    Psarakis, M
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (10) : 1083 - 1099
  • [32] Self-Timed Automatic Test Pattern Generation for Null Convention Logic
    Nemati, Nastaran
    Reed, Mark C.
    Parameswaran, Sri
    Fant, Karl
    [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 369 - 372
  • [33] Product-Oriented Test-Pattern Generation for Programmable Logic Arrays
    李锦涛
    闵应骅
    [J]. Journal of Computer Science & Technology, 1990, (02) : 164 - 174
  • [34] A Comprehensive Test Pattern Generation Approach Exploiting the SAT Attack for Logic Locking
    Zhong, Yadi
    Guin, Ujjwal
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (08) : 2293 - 2305
  • [36] Efficient Observability-based Test Generation by Dynamic Symbolic Execution
    You, Dongjiang
    Rayadurgam, Sanjai
    Whalen, Michael
    Heimdahl, Mats P. E.
    Gay, Gregory
    [J]. 2015 IEEE 26TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING (ISSRE), 2015, : 228 - 238
  • [37] Model-based test generation using extended symbolic grammars
    Hai-Feng Guo
    Mahadevan Subramaniam
    [J]. International Journal on Software Tools for Technology Transfer, 2014, 16 : 437 - 455
  • [38] A test data generation method based on the symbolic execution of the dangerous path
    Meng Yongdang
    [J]. PROCEEDINGS OF THE 2016 3RD INTERNATIONAL CONFERENCE ON MATERIALS ENGINEERING, MANUFACTURING TECHNOLOGY AND CONTROL, 2016, 67 : 536 - 540
  • [39] Model-based test generation using extended symbolic grammars
    Guo, Hai-Feng
    Subramaniam, Mahadevan
    [J]. INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2014, 16 (04) : 437 - 455
  • [40] Test Pattern Generation Technology Based on TPAC and LFSR
    Guo, M. -M.
    Kuang, J. -Sh
    [J]. 2011 AASRI CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INDUSTRY APPLICATION (AASRI-AIIA 2011), VOL 2, 2011, : 257 - 260