共 50 条
- [2] Automatic Test Pattern Generation for Virtual Hardware Model using Constrained Symbolic Execution [J]. 2015 10TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2015, : 149 - 150
- [3] Formal test generation for sequential circuits using global temporal logic [J]. CAD/ GRAPHICS TECHNOLOGY AND ITS APPLICATIONS, PROCEEDINGS, 2003, : 347 - 348
- [4] ATGen: automatic test data generation using constraint logic programming and symbolic execution [J]. SOFTWARE TESTING VERIFICATION & RELIABILITY, 2001, 11 (02): : 81 - 96
- [5] A temporal logic based theory of test coverage and generation [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANAYLSIS OF SYSTEMS, PROCEEDINGS, 2002, 2280 : 327 - 341
- [6] Test Case Generation Using Symbolic Execution [J]. COMPUTACION Y SISTEMAS, 2022, 26 (02): : 1035 - 1044
- [7] Using symbolic execution to guide test generation [J]. SOFTWARE TESTING VERIFICATION & RELIABILITY, 2005, 15 (01): : 41 - 61
- [9] Test Pattern Generation in Presence of Unknown Values Based on Restricted Symbolic Logic [J]. 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,