Symbolic test generation using a temporal logic with constrained events

被引：0
|
作者：
Liu, Daguang [1 ,3 ]
Wu, Peng [2 ]
Lin, Huimin [1 ]
机构：
[1] Chinese Acad Sci, Inst Software, Comp Sci Lab, Beijing 100080, Peoples R China
[2] Ecole Polytech, CNRS, LIX, F-91128 Palaiseau, France
[3] Chinese Acad Sci, Grad Sch, Beijing 100044, Peoples R China
来源：
FORMAL METHODS AND HYBRID REAL-TIME SYSTEMS | 2007年 / 4700卷
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A temporal logic with constrained event modallities, TLCE, is proposed to represent test purposes for testing concurrent programs. The logic is capable can express not only temporal relationships among input and output events, but also data dependencies between event parameters. A TLCE-based test generation algorithm is developed to automatically derive symbolic test cases that incorporate given data dependency constraints as verdict conditions. The advantage of the approach is demonstrated with a case study on a cache coherence protocol.
引用
收藏
页码：467 / +
页数：2
相关论文
共 50 条
  • [21] A decidable temporal logic for events and states
    Konur, Savas
    [J]. TIME 2006: Thirteenth International Symposium on Temporal Representation and Reasoning, Proceedings, 2006, : 36 - 41
  • [22] ESTL: A temporal logic for events and states
    Kindler, E
    Vesper, T
    [J]. APPLICATION AND THEORY OF PETRI NETS 1998, 1998, 1420 : 365 - 384
  • [23] Symbolic Model Checking for Alternating Projection Temporal Logic
    Wang, Haiyang
    Duan, Zhenhua
    Tian, Cong
    [J]. COMBINATORIAL OPTIMIZATION AND APPLICATIONS, (COCOA 2015), 2015, 9486 : 481 - 495
  • [24] A temporal logic for input output symbolic transition systems
    Aiguier, M
    Gaston, C
    Le Gall, P
    Longuet, D
    Touil, A
    [J]. 12TH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, 2005, : 43 - 50
  • [25] STG:: A symbolic test generation tool
    Clarke, D
    Jéron, T
    Rusu, V
    Zinovieva, E
    [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANAYLSIS OF SYSTEMS, PROCEEDINGS, 2002, 2280 : 470 - 475
  • [26] Test generation based on symbolic specifications
    Frantzen, L
    Tretmans, J
    Willemse, TAC
    [J]. FORMAL APPROACHES TO SOFTWARE TESTING, 2005, 3395 : 1 - 15
  • [27] Test Image Generation using Segmental Symbolic Evaluation for Unit Testing
    Jameel, Tahir
    Lin, Mengxiang
    Li, He
    Hou, Xiaomei
    [J]. 2014 15TH IEEE/ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING (SNPD), 2014, : 275 - 280
  • [28] Sequential Circuit Test Generation Using a Symbolic/Genetic Hybrid Approach
    Franco Fummi
    Marco Boschini
    Xiaoming Yu
    Elizabeth M. Rudnick
    [J]. Journal of Electronic Testing, 2001, 17 : 321 - 330
  • [29] Model-based test generation using extended symbolic grammars
    Hai-Feng Guo
    Mahadevan Subramaniam
    [J]. International Journal on Software Tools for Technology Transfer, 2014, 16 : 437 - 455
  • [30] Sequential circuit test generation using a symbolic/genetic hybrid approach
    Fummi, F
    Boschini, M
    Yu, XM
    Rudnick, EM
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 321 - 330
12345