Comparison of ultra-thin gate oxide ESD protection capability of silicided and silicide-blocked MOSFETs

被引:1
|
作者
Lee, JH
Shih, JR
Yu, KF
Wu, YH
Ong, TC
机构
关键词
D O I
10.1109/RELPHY.2004.1315413
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, ultra-thin oxide ESD protection capability of silicided and silicide-blocked MOSFETs is studied. We find that ground Gate NMOSFETs (GGNMOS) with silicided drain can provide much better ultra-thin oxide ESD protection capability than the GGNMOS with silicide-blocked drain, and oxide damage is occurred at the transient before the device occurring the snapback. Because the device under the TLP and ESD has different discharge behaviors at the transient before the snapback, it results in that TLP test result does not correlate to ESD test result.
引用
收藏
页码:609 / 610
页数:2
相关论文
共 50 条
  • [1] Antenna protection strategy for ultra-thin gate MOSFETs
    Krishnan, S
    Amerasekera, A
    1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 302 - 306
  • [2] ESD induced damage on ultra-thin gate oxide mosfets and its impact on device reliability
    Cester, A
    Gerardin, S
    Tazzoli, A
    Paccagnella, A
    Zanom, E
    Ghidini, G
    Meneghesso, G
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 84 - 90
  • [3] Impact of ESD protection device trigger transient on the reliability of ultra-thin gate oxide
    Cheung, KP
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 745 - 749
  • [4] Comparison of ultra-thin gate oxide degradation in P and N-MOSFETs
    Petit, C
    Meinertzhagen, A
    Zander, D
    Simonetti, O
    Fadlallah, M
    Maurel, T
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 641 - 644
  • [5] An improved substrate current model for ultra-thin gate oxide MOSFETs
    Yang, LA
    Hao, Y
    Yu, CL
    Han, FY
    SOLID-STATE ELECTRONICS, 2006, 50 (03) : 489 - 495
  • [6] Comparison between device simulators for gate current calculation in ultra-thin gate oxide n-MOSFETs
    Cassan, E
    Galdin, S
    Dollfus, P
    Hesto, P
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (08) : 1194 - 1202
  • [7] Electrical stresses on ultra-thin gate oxide SOI MOSFETs after irradiation
    Cester, A
    Gerardin, S
    Paccagnella, A
    Simoen, E
    Claeys, C
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (06) : 2252 - 2258
  • [8] A Modified 1/f Noise Model for MOSFETs With Ultra-Thin Gate Oxide
    Wang, Lin-Lin
    Peng, Wu
    Jiang, Yu-Long
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (05) : 537 - 540
  • [9] Emulation of Double Gate Transistor in Ultra-Thin Body with Thin Buried Oxide SOI MOSFETs
    MdArshad, M. K.
    Hashim, U.
    2013 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM 2013), 2013, : 147 - 150
  • [10] SELF-ALIGNED SILICIDE TECHNOLOGY FOR ULTRA-THIN SIMOX MOSFETS
    YAMAGUCHI, Y
    NISHIMURA, T
    AKASAKA, Y
    FUJIBAYASHI, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) : 1179 - 1183