Comparison of ultra-thin gate oxide ESD protection capability of silicided and silicide-blocked MOSFETs

被引:1
|
作者
Lee, JH
Shih, JR
Yu, KF
Wu, YH
Ong, TC
机构
来源
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS | 2004年
关键词
D O I
10.1109/RELPHY.2004.1315413
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, ultra-thin oxide ESD protection capability of silicided and silicide-blocked MOSFETs is studied. We find that ground Gate NMOSFETs (GGNMOS) with silicided drain can provide much better ultra-thin oxide ESD protection capability than the GGNMOS with silicide-blocked drain, and oxide damage is occurred at the transient before the device occurring the snapback. Because the device under the TLP and ESD has different discharge behaviors at the transient before the snapback, it results in that TLP test result does not correlate to ESD test result.
引用
收藏
页码:609 / 610
页数:2
相关论文
共 50 条
  • [41] Modeling soft breakdown of ultra-thin gate oxide layers
    Houssa, M
    Mertens, PW
    Heyns, MM
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 307 - 312
  • [42] Formation process of highly reliable ultra-thin gate oxide
    Ohmi, K
    Iwamoto, T
    Yabune, T
    Miyake, T
    Ohmi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 1531 - 1534
  • [43] Plasma-charging damage in ultra-thin gate oxide
    Cheung, KP
    MICROELECTRONICS RELIABILITY, 2000, 40 (12) : 1981 - 1986
  • [44] Preparation of ultra-thin gate oxides with annealing in nitric oxide
    Froeschle, B
    Sacher, N
    Glowacki, F
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 31 - 38
  • [45] Ultra-thin gate oxide grown on nitrogen implanted silicon
    Nam, IH
    Hong, SI
    Sim, JS
    Park, BG
    Lee, JD
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 35 : S788 - S790
  • [46] Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions
    Wu, J
    Juliano, P
    Rosenbaum, E
    MICROELECTRONICS RELIABILITY, 2001, 41 (11) : 1771 - 1779
  • [47] Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions
    Wu, J
    Juliano, P
    Rosenbaum, E
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 287 - 295
  • [48] Active-source-pump (ASP) technique for ESD design window expansion and ultra-thin gate oxide protection in sub-90nm technologies
    Mergens, M
    Armer, J
    Jozwiak, P
    Keppens, B
    De Ranter, F
    Verhaege, K
    Kumar, R
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 251 - 254
  • [49] Ultra-Thin Si Directly on Insulator (SDOI) MOSFETs at 20 nm gate length
    Mohapatra, S. K.
    Pradhan, K. P.
    Sahu, P. K.
    Singh, D.
    Panda, S.
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND APPLICATIONS (ICHPCA), 2014,
  • [50] Experimental study of back gate bias effect and short channel effect in ultra-thin buried oxide tri-gate nanowire MOSFETs
    Ota, K.
    Saitoh, M.
    Tanaka, C.
    Numata, T.
    SOLID-STATE ELECTRONICS, 2014, 91 : 123 - 126