Comprehensive Study on the Interactions of Multiple Die Shift Mechanisms During Wafer Level Molding of Multichip-Embedded Wafer Level Packages

被引:17
|
作者
Ling, Ho Siow [1 ]
Lin, Bu [1 ]
Choong, Chong Ser [1 ]
Velez, Sorono Dexter [1 ]
Chong, Chai Tai [1 ]
Zhang, Xiaowu [1 ]
机构
[1] Agcy Sci & Technol & Res, Inst Microelect, Singapore 117685, Singapore
关键词
Computational fluid dynamics; die shift; die shift mechanisms; embedded wafer level packaging (EWLP); finite element modeling (FEM); mold tape characterization; wafer level packaging;
D O I
10.1109/TCPMT.2014.2316019
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Comprehensive numerical and experimental analyses were performed to investigate the issue of die shift during the 12-in wafer level molding process of multichip-embedded wafer level packages. The proposed modeling methodology considers the major mechanical and mold flow mechanisms in the phenomenon. Experimental characterization of the adhesion behavior of a die attached on mold tape at molding temperature suggests that mold tape behavior is an important contributing factor to die shift and the mold tape behavior at high temperature needs to be considered for improved die shift prediction. Incorporating the characteristics of the mold tape adhesion behavior, the die shift obtained from the improved numerical model is compared with the experimental observations and a good correlation is observed. From the investigation, it was found that mechanical effects such as coefficient of thermal expansion of the mold plate and chemical shrinkage can contribute up to 85% of the die shift while fluidic force accounts for the rest.
引用
收藏
页码:1090 / 1098
页数:9
相关论文
共 50 条
  • [11] 28nm CPI (Chip/Package Interactions) in Large Size eWLB (Embedded Wafer Level BGA) Fan-Out Wafer Level Packages
    Chen, Kang
    Chua, Linda
    Choi, Won Kyung
    Chow, Seng Guan
    Yoon, Seung Wook
    [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 581 - 586
  • [12] Compression molding encapsulants for wafer-level embedded active devices Wafer warpage control by epoxy molding compounds
    Kwon, Kihyeok
    Lee, Yoonman
    Kim, Junghwa
    Chung, Joo Young
    Jung, Kyunghag
    Park, Yong-Yeop
    Lee, Donghwan
    Kim, Sang Kyun
    [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 319 - +
  • [13] Embedded Wafer Level BGA (eWLB) - Multi-Die
    Anandan, Ramasamy
    Jin, Yonggang
    Huang, Yaohuang
    Gan, Kah Wee
    Chua, Puay Gek
    Liu, Yun
    Geissler, Christian
    Hwa, Goh Hin
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 868 - 873
  • [14] Compensation Method for Die Shift Caused by Flow Drag Force in Wafer-Level Molding Process
    Yeon, Simo
    Park, Jeanho
    Lee, Hye-Jin
    [J]. MICROMACHINES, 2016, 7 (06):
  • [15] Low Warpage Wafer Level Transfer Molding post 3D die to wafer assembly
    Cadacio, Francisco, Jr.
    Wang, Teng
    Salahouelhadj, Abdellah
    Capuz, Giovanni
    Potoms, Goedele
    Rebibis, Kenneth June
    Beyer, Gerald
    Miller, Andy
    Beyne, Eric
    Gal, Wilfred
    Zijl, Jurrian
    Kersjes, Sebastiaan
    Wensink, Henk
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 843 - 848
  • [16] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [17] Embedded Wafer Level Packages with Laterally Placed and Vertically Stacked Thin Dies
    Sharma, Gaurav
    Rao, Vempati Srinivas
    Kumar, Aditya
    Su, Nandar
    Ying, Lim Ying
    Houe, Khong Chee
    Lim, Sharon
    Sekhar, Vasarla Nagendra
    Rajoo, Ranjan
    Kripesh, Vaidyanathan
    Lau, John H.
    [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1537 - 1543
  • [18] Shock Performance Study of Solder Joints in Wafer Level Packages
    Ranouta, Amarinder Singh
    Fan, Xuejun
    Han, Qiang
    [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1185 - +
  • [19] EXPOSED DIE FAN-OUT WAFER LEVEL PACKAGING BY TRANSFER MOLDING
    Kersjes, S. H. M.
    Zijl, J. L. J.
    de Jong, N.
    Wensink, H.
    [J]. 2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [20] Design and Development of Multi-Die Laterally Placed and Vertically Stacked Embedded Micro-Wafer-Level Packages
    Sharma, Gaurav
    Rao, Vempati Srinivas
    Kumar, Aditya
    Ying, Lim Ying
    Houe, Khong Chee
    Lim, Sharon
    Sekhar, Vasarla Nagendra
    Rajoo, Ranjan
    Kripesh, Vaidyanathan
    Lau, John H.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (01): : 52 - 59