An On-Chip Jitter Tolerance Test Circuit for Mobile and Video Interfaces

被引：0

作者：

Kim, Ik-Hwan ^{[1
]}

Jung, Jae-Hong ^{[1
]}

Kim, Sang-Hoon ^{[1
]}

Chun, Jung-Hoon ^{[1
]}

机构：

[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Seoul, South Korea

来源：

2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA) | 2016年

关键词：

on-chip jitter tolerance; phase-locked-loop; jitter injection;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We proposed an on-chip jitter injection circuit embedded in phase-locked-loop for jitter tolerance test of clock and data recovery circuit. The proposed jitter modulation block consists of divider, signal modulator, and modulating charge pump to inject the sinusoidal voltage to the VCO control voltage. Jitter modulation frequency and amplitude cover the jitter tolerance mask for DisplayPort v1.2 from 1 MHz to 100 MHz. The test circuit was implemented using a 28 nm CMOS technology for a 4 Gbps interface.

引用

页数：4

共 50 条

[41] A Programmable On-Chip Hopf Bifurcation Circuit
Hasler, Jennifer
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (12) : 4958 - 4968
[42] A self-refereed design-for-test structure of CP-PLL for on-chip jitter measurement
Xia, Lanhua
Wu, Jianhui
Cai, Zhikuang
[J]. IEICE ELECTRONICS EXPRESS, 2018, 15 (04):
[43] SAMPLING OPTIMIZATION FOR ON-CHIP COMPRESSIVE VIDEO
Spinoulas, Leonidas
Cossairt, Oliver
Katsaggelos, Aggelos K.
[J]. 2015 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2015, : 3329 - 3333
[44] On-chip test scheme for SRAMs
Lala, P.K.
Walker, A.
[J]. 1994, : 16 - 20
[45] Hand Jitter Descriptor for Mobile Video Identification
Sibiryakov, Alexander
[J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 77 - 78
[46] Power supply induced jitter modeling of an on-chip LC oscillator
Rokhsaz, S
Lu, JH
Brunn, B
[J]. 2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 132 - 136
[47] A method and tool set for on-chip power noise and jitter estimation
Evans, RJ
Carlsen, K
Joshi, A
[J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 155 - 158
[48] On-chip Jitter and Oscilloscope Circuits Using an Asynchronous Sample Clock
Schaub, J. D.
Gebara, F. H.
Nguyen, T. Y.
Vo, I.
Pena, J.
Acharyya, D. J.
[J]. ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 126 - 129
[49] On-chip accumulated jitter measurement for phase-locked loops
Li, Chih-Feng
Yang, Shao-Sheng
Chang, Tsin-Yuan
[J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1184 - 1187
[50] Low-Cost On-Chip Clock Jitter Measurement Scheme
Omana, Martin
Rossi, Daniele
Giaffreda, Daniele
Metra, Cecilia
Mak, T. M.
Rahman, Asifur
Tam, Simon
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 435 - 443

← 1 2 3 4 5 →