Design and implementation of the symmetrically extended 2-D wavelet transform

被引：0

作者：

McCanny, P ^{[1
]}

Masud, S ^{[1
]}

McCanny, J ^{[1
]}

机构：

[1] Queens Univ Belfast, DSiP Labs, Belfast BT9 5AH, Antrim, North Ireland

来源：

2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

The inclusion of the Discrete Wavelet Transform in the JPEG-2000 standard has added impetus to the research of hardware architectures for the two-dimensional wavelet transform. In this paper, a VLSI architecture for performing the symmetrically extended two-dimensional transform is presented. This architecture conforms to the J-PEG-2000 standard and is capable of near-optimal performance when dealing with the image boundaries. The architecture also achieves efficient processor utilization, Implementation results based on a Xilinx Virtex-2 FPGA device are included.

引用

页码：3108 / 3111

页数：2

共 50 条

[41] Implementation technology of 2-D lifting-based discrete wavelet transform for space TDICCD camera
Li, J. (lijin002004103186@163.com), 2013, Beijing University of Posts and Telecommunications (36):
[42] VLSI implementation of 2-D discrete wavelet transform for real-time video signal processing
Yu, C
Chen, SJ
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (04) : 1270 - 1279
[43] A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform
Sun, Qing
Jiang, Jiang
Zhu, Yongxin
Fu, Yuzhuo
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 81 - 84
[44] 2-D wavelet image transforms extended to 3-D with applications
Meitzler, T
Singh, H
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1998, 34 (03) : 963 - 967
[45] Memory-Efficient Architecture of 2-D Discrete Wavelet Transform
Hao Y.
Zhang Y.
Zhang W.
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2022, 56 (01): : 177 - 183
[46] A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform
Chien-Yu Chen
Zhong-Lan Yang
Tu-Chih Wang
Liang-Gee Chen
Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 151 - 163
[47] Partial Discharge Pattern Analysis Based on 2-D Wavelet Transform
Li, Wenjie
Luo, Junhua
Xia, Rong
Zhao, Jiankang
Meng, Shaoxin
Jiang, Yun
Min, Hong
2010 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2010,
[48] FPGA implementation for 2D discrete wavelet transform
Hung, KC
Huang, YJ
Truong, TK
Wang, CM
ELECTRONICS LETTERS, 1998, 34 (07) : 639 - 640
[49] A comparison of 2-D discrete wavelet transform computation schedules on FPGAs
Angelopoulou, Maria
Masselos, Konstantinos
Cheung, Peter
Andreopoulos, Yiannis
2006 IEEE International Conference on Field Programmable Technology, Proceedings, 2006, : 181 - 188
[50] VLSI ARCHITECTURE FOR 2-D DAUBECHIES WAVELET TRANSFORM WITHOUT MULTIPLIERS
LEWIS, AS
KNOWLES, G
ELECTRONICS LETTERS, 1991, 27 (02) : 171 - 173

← 1 2 3 4 5 →