VLSI ARCHITECTURE FOR 2-D DAUBECHIES WAVELET TRANSFORM WITHOUT MULTIPLIERS

被引：79
|
作者：
LEWIS, AS
KNOWLES, G
机构：
[1] Dept. of Electrical Engineering, Imperial College, London SW7, Exhibition Rd.
来源：
ELECTRONICS LETTERS | 1991年 / 27卷 / 02期
关键词：
TRANSFORMS; IMAGE PROCESSING;
D O I：
10.1049/el:19910110
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The 2-D orthogonal wavelet transform is proving to be a highly effective tool for image analysis. In particular, the four-coefficient Daubechies wavelet transform has excellent spatial and spectral locality, properties which make it very useful in image compression. A VLSI architecture suitable for 2D orthogonal wavelet transforms is presented, which for the Daubechies wavelet implements the forward and inverse transforms without multipliers. A sample implementation is described.
引用
收藏
页码：171 / 173
页数：3
相关论文
共 50 条
  • [1] A novel VLSI architecture for 2-d discrete wavelet transform
    Liu Hong-jin
    Shao Yang
    He Xing
    Zhang Tie-jun
    Wang Dong-hui
    Hou Chao-huan
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 40 - 43
  • [2] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform
    Jimmy C. Limqueco
    Magdy A. Bayoumi
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
  • [3] A VLSI architecture for separable 2-D Discrete Wavelet Transform
    Limqueco, JC
    Bayoumi, MA
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
  • [4] A programmable VLSI architecture for 2-D discrete wavelet transform
    Chen, CY
    Yang, ZL
    Wang, TC
    Chen, LG
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
  • [5] A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform
    Chien-Yu Chen
    Zhong-Lan Yang
    Tu-Chih Wang
    Liang-Gee Chen
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 151 - 163
  • [6] A programmable parallel VLSI architecture for 2-D discrete wavelet transform
    Chen, CY
    Yang, ZL
    Wang, TC
    Chen, LG
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (03): : 151 - 163
  • [7] A novel efficient VLSI architecture of 2-D discrete wavelet transform
    Hsieh, Chin-Fa
    Tsai, Tsung-Han
    Lai, Chih-Hung
    Shan, Tai-An
    [J]. 2008 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2008, : 647 - 650
  • [8] A VLSI architecture for a fast computation of the 2-D discrete wavelet transform
    Zhang, Chengjun
    Wang, Chunyan
    Ahmad, M. Omair
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3980 - 3983
  • [9] Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
    Huang, CT
    Tseng, PC
    Chen, LG
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2005, 53 (04) : 1575 - 1586
  • [10] A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform
    Zhang, Chengjun
    Wang, Chunyan
    Ahmad, M. Omair
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (08) : 1775 - 1785
12345