Operation net system: A formal design representation model for high-level synthesis of asynchronous systems based on transformations

被引:0
|
作者
Yoo, DH [1 ]
Lee, DI
Lee, JA
机构
[1] Kwangju Inst Sci & Technol, Dept Informat & Commun, Kwangju, South Korea
[2] Chosun Univ, Dept Comp Sci, Kwangju, South Korea
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper proposes a formal design representation model, called Operation Net System, for high-level synthesis of asynchronous systems which is based on transformational approaches. Operation Net System consists of Operation Net, which is based on hierarchical timed Petri nets, and a module graph to unify the description of control and data parts of an asynchronous system. It is used as an intermediate design representation during transformations. Several semantic-preserving basic transformations are defined and used to successively transform an initial design representation into an optimized implementation satisfying designer's requirements. The hierarchical concept of Operation Net reduces the complexity of net operations such as finding the relation of two operations by hiding sub-hierarchical blocks. The selection of the basic transformations is guided by an exploration strategy which performs operation scheduling, resource allocation, and module binding simultaneously. To deal with the complexity of the exploration, we use an iterative algorithm such as Tabu search. This integration of high-level synthesis sub-tasks enables designers to get a better chance to reach a globally optimized solution.
引用
收藏
页码:435 / 453
页数:19
相关论文
共 50 条
  • [31] A high-level synthesis approach to design of fault-tolerant systems
    Buonanno, G
    Pugassi, M
    Sami, MG
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 356 - 361
  • [32] A high-level Petri net based model for web services composition and verification
    Chemaa, Sofiane
    Bouarioua, Mouna
    Chaoui, Allaoua
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2015, 51 (04) : 306 - 323
  • [33] Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration
    Taghipour, Pouya
    Granger, Eric
    Blaquière, Yves
    IEEE Access, 2024, 12 : 189574 - 189589
  • [34] FPGA-based DFT system design, optimisation and implementation using high-level synthesis
    Tang, Shensheng
    Sinare, Monali
    Xie, Yi
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2022, 69 (01) : 47 - 61
  • [35] Designing Parameterizable Hardware IPs in a Model-Based Design Environment for High-Level Synthesis
    Butt, Shahzad Ahmad
    Roozmeh, Mehdi
    Lavagno, Luciano
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (02)
  • [36] An interactive design environment for C-based high-level synthesis
    Shin, Dongwan
    Gerstlauer, Andreas
    Domer, Rainer
    Gajski, Daniel D.
    EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 135 - +
  • [37] High-Level Synthesis for FPGA Design Based-SLAM Application
    Abouzahir, Mohamed
    Elouardi, Abdelhafid
    Bouaziz, Samir
    Hammami, Omar
    Ali, Ismail
    2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
  • [38] An interactive design environment for c-based high-level synthesis
    Shin, Dongwan
    Gerstlauer, Andreas
    Dömer, Rainer
    Gajski, Daniel D.
    IFIP Advances in Information and Communication Technology, 2007, 231 : 135 - 144
  • [39] Enhanced high-level Petri net based knowledge verification for the rule-based system
    Ding, Caihong
    Huang, Wenhu
    Jiang, Xingwei
    Gaojishu Tongxin/High Technology Letters, 2000, 10 (04): : 58 - 63
  • [40] Automating the Design of Processor/Accelerator Embedded Systems with LegUp High-Level Synthesis
    Fort, Blair
    Canis, Andrew
    Choi, Jongsok
    Calagar, Nazanin
    Lian, Ruolong
    Hadjis, Stefan
    Chen, Yu Ting
    Hall, Mathew
    Syrowik, Bain
    Czajkowski, Tomasz
    Brown, Stephen
    Anderson, Jason
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), 2014, : 120 - 129